

# TRI-STATE Dual 2/4 Demultiplexers

## General Description

These circuits route both a data input, as well as its complement, to two of four output lines, depending upon the binary code applied to the address lines. There are two separate data lines, separate address lines for each, as well as the complement of each data line. Which set of address lines is active depends upon which disable line has a low logic level applied. The disable inputs have the additional feature that when both have a high logic

level applied, the outputs go to the third (high-impedance) state.


■ Low output impedance — high drive capability

### **Features**

- Separate input disables
- Data complement capability
- Typical propagation delay

20 ns

# **Connection Diagram**



7230(J), (W); 8230(J), (N), (W)

**Truth Table** 

1	DATA	COMP	DATA	COMP		RESS A		RESS B	DIS	DIS	OUT	OUT	ОUТ	OUT
1	Α	Α	В	В	21	20 :	21	20	Α	В	0	1	2	3
1	L	L	×	×	L	L	х	×	L	н	L	Н	Н	Н
1	L	Н	×	х	L	L	X	×	Ł	н	н	н	Н	н
	н	L	х	х	Ł	L	×	×	L	н	н	н	Н	н
1	н	н	×	×	L	L	Х	×	L	н	L	н	H	н
1	L	L	Х	х	L	Н	Х	×	L	н	н	٤	н	н
İ	Ĺ	Н	×	×	L	H	х	×	L	н	н	н	Н	н
į	^ H	L	×	×	L	н	х	×	L	н	н	н	н	н
1	н	н	×	×	L	н	X	×	L	н	н .	L	н	H.
İ	L	Ľ	×	х	Н	L	Х	×	L	н	н	н	L	н
	L	Hi	×	×	Н	L	Х	х -	L	н	н	н	н	н
	н	L	Х	×	н	L.	Х	×	L	н	н	н	н	н
I	н	н	×	х	н	L	Х	×	Ĺ	Н	н	H	L	н
	L	L.	×	×	Н	н	X	×	L	н	н	н	н :	L
1	L	н	х	×	Н	н	X	×	L	Н	H	н	н	н
	н	L	×	×	Н	н	X	×	L	н	н	н	н	н
١	н	Н	×	×	н	н	X	×	L	н	н	н	н	L
1	×	×	L	L	Х	×	L	L	н	L	L	H1	н	н
١	×	×	Ł	н	Х	×	L	۱ ا	н	L	н	н	н	н
	×	×	н	L	×	×	L	L	н [	L	н	н	н	н
1	×	×	н	н	Х	х	L	. L	н	L	L	н	н	H
1	×	×	L	L	Х	×	L	н	н	L.	н	L	н	н
I	×	×	L	н	Х	×	L,	н	Н	L	н	н	н	н
1	×	×	н	L	Х	×	L	н	н	L	н	н	н	н
1	×	×	н	Н	Х	×	L	н	н	L	н	L	н	н
1	×	×	L.	L	X	×	Н	L	н	L.	н	н	L	н
ı	×	×	L	н	X	×	н	L	н	L	н	н	н	н
١	×	×	н	۱ ا	Х	×	н	L	H	L	н	н	н	н
1	×	×	н	н [	Х	×	, н	L	н	L	н	Н	L	н
l	х	×	L	L	X	×	н	н	- 배	L	н	н	н	L
1	x	×	L	н	X	×	н	н	н	L	н	н	н	н
1	X	×	н	L	X	Х	н	н	н	L	H	н	Н	н
	X	×	н	н	X	×	Н	H ]	н	L	н	н	н	L
L	Х	×	Х	Х	×	Х	X	×	H	н	Hi-Z	Hi-Z	Hi-Z	Hı-Z

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

					DM72			DM82		
	PARAMETER	CONDITIONS			30			30		
					TYP(1)	MAX	MIN	TYP(1)	MAX	
V <sub>IH</sub>	High Level Input Voltage			2			2			٧
VIL	Low Level Input Voltage					0.8	,		0.8	V
V <sub>I</sub>	input Clamp Voltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$ $T_A = 25^{\circ}\text{C}$				-1.5			-1.5	V
Іон	High Level Output Current					2.0			-5.2	mA
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = Max		2.4	3.5		2.4	3.5		v
loL	Low Level Output Current					16			16	mA
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 16 m	Α .		0.2	0.4		0.2	0.4	V
l <sub>O(OFF)</sub>	Off-State (High-Impedance State)	V <sub>CC</sub> = Max, V <sub>≀H</sub> = 2V	V <sub>O</sub> = 0.4V			40			-40	μА
	Output Current	V <sub>IL</sub> = 0.8V	V <sub>O</sub> = 2.4V	/		40			40	
l <sub>k</sub>	Input Current at Maximum Input Voltage	V <sub>CC</sub> = Max, V <sub>1</sub> = 5.5V				1			1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V	Disable			80			80	μА
			Other			40			40	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>1</sub> = 0.4V	Disable		-2.0	-3.2		-2.0	-3.2	mA
		V <sub>CC</sub> = Max, V <sub>1</sub> = 0.4V Other			-1.0	-1.6		-1.0	1.6	
los	Short Circuit Output Current	V <sub>CC</sub> = Max(2)		-30		-70	-28		-70	mA
Icc	Supply Current	V <sub>CC</sub> = Max			48	75		48	75	mΑ

#### Notes

(1) All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

(2) Not more than one output should be shorted at a time.

Switching Characteristics  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 

PARAMETER			то				DM72/82		
		FROM		C	30			UNITS	
			l		MIN	TYP	MAX		
tpLH	Propagation Delay Time, Low-to-High Level Output	Data	Output	Inverting Non-Inverting			20	36 24	ns
tpHL	Propagation Delay Time, High-to-Low Level Output	Data	Output	Inverting Non-Inverting	·		18	26	ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	Address(3)	Output		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 400\$2		20	36	ns
tpHL	Propagation Delay Time, High-to-Low Level Output	Address(3)	Output				20	30	ns
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output	Disable(4)	Output				13	25	ns
tPHL	Propagation Delay Time, High-to-Low Level Output	Disable(4)	Output				16	25	ns
<sup>t</sup> zн	Output Enable Time to High Level			•			15	23	ns
tzı	Output Enable Time to Low Level						18	27	ns
tHZ	Output Disable Time from High Level				C - E - E D - 4000		7	14	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	7			$C_L = 5 pF, R_L = 400\Omega$		15	27	ns

#### Notes

- (3) The only conditions under which a tpHE from the Address inputs can be observed is when an output goes from being nonselected to being selected and the information being routed to that output is a logical "0." If the information had been a logical "1," no change would have occurred and no measurement could have been made. Similarly, the only time a tpLH from the Address inputs can be observed, is when an output goes from being selected to being nonselected and the information that had been routed to that output was a logical "0." If the information had been a logical "1," no change would have occurred and no measurement could have been made.
- (4) Information in Note 3 concerning tplH and tplH from the address inputs are applicable here also.

