

TRI-STATE Dual 2/4 Demultiplexers

General Description


These circuits route both a data input, as well as its complement, to two of four output lines, depending upon the binary code applied to the address lines. There are two separate data lines, separate address lines for each, as well as the complement of each data line. Which set of address lines is active depends upon which disable line has a low logic level applied. The disable inputs have the additional feature that when both have a high logic

level applied, the outputs go to the third (high-impedance) state.

Features

- Separate input disables
- Data complement capability
- Typical propagation delay 20 ns
- Low output impedance — high drive capability

Connection Diagram



7230(J), (W); 8230(J), (N), (W)

Truth Table

DATA A	COMP A	DATA B	COMP B	ADDRESS A 2 ¹	ADDRESS A 2 ⁰	ADDRESS B 2 ¹	ADDRESS B 2 ⁰	DIS A	DIS B	OUT 0	OUT 1	OUT 2	OUT 3
L	L	X	X	L	L	X	X	L	H	L	H	H	H
L	H	X	X	L	L	X	X	L	H	H	H	H	H
H	L	X	X	L	L	X	X	L	H	H	H	H	H
H	H	X	X	L	L	X	X	L	H	H	H	H	H
L	L	X	X	L	H	X	X	L	H	H	L	H	H
L	H	X	X	L	H	X	X	L	H	H	H	H	H
H	L	X	X	L	H	X	X	L	H	H	H	H	H
H	H	X	X	L	H	X	X	L	H	H	L	H	H
L	L	X	X	H	L	X	X	L	H	H	H	H	H
L	H	X	X	H	L	X	X	L	H	H	H	H	H
H	L	X	X	H	L	X	X	L	H	H	H	L	H
H	H	X	X	H	L	X	X	L	H	H	H	H	L
L	L	X	X	H	H	X	X	L	H	H	H	H	L
L	H	X	X	H	H	X	X	L	H	H	H	H	L
H	L	X	X	H	H	X	X	L	H	H	H	H	L
H	H	X	X	H	H	X	X	L	H	H	H	H	L
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	L	L	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	H	H	X	X	L	L	H	L	L	H	H	H
X	X	X	X	X	X	X	X	H	H	Hi-Z	Hi-Z	Hi-Z	Hi-Z

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		CONDITIONS	DM72			DM82			UNITS
			30			30			
			MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA T _A = 25°C			-1.5			-1.5	V
I _{OH}	High Level Output Current				-2.0			-5.2	mA
V _{OH}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2V V _{IL} = 0.8V, I _{OH} = Max	2.4	3.5		2.4	3.5		V
I _{OL}	Low Level Output Current				16			16	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2V V _{IL} = 0.8V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V
I _{O(OFF)}	Off-State (High-Impedance State) Output Current	V _{CC} = Max, V _{IH} = 2V	V _O = 0.4V		-40	-40		μA	
		V _{IL} = 0.8V	V _O = 2.4V		40	40			
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I ≈ 5.5V	1			1			mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4V	Disable		80	80		μA	
			Other		40	40			
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V	Disable		-2.0	-2.0		mA	
			Other		-1.0	-1.6			
I _{OS}	Short Circuit Output Current	V _{CC} = Max(2)	-30		-70	-28		-70	mA
I _{CC}	Supply Current	V _{CC} = Max		48	75		48	75	mA

Notes

(1) All typical values are at V_{CC} = 5V, T_A = 25°C.

(2) Not more than one output should be shorted at a time.

Switching Characteristics V_{CC} = 5V, T_A = 25°C

PARAMETER		FROM	TO	CONDITIONS		DM72/82			UNITS
						30			
						MIN	TYP	MAX	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Data	Output	Inverting	C _L = 50 pF, R _L = 400Ω	20	36	ns	
				Non-Inverting		13	24		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Data	Output	Inverting		18	26	ns	
				Non-Inverting		18	26		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Address(3)	Output	C _L = 50 pF, R _L = 400Ω		20	36	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Address(3)	Output			20	30	ns	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Disable(4)	Output			13	25	ns	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Disable(4)	Output			16	25	ns	
t _{ZH}	Output Enable Time to High Level					15	23	ns	
t _{ZL}	Output Enable Time to Low Level					18	27	ns	
t _{HZ}	Output Disable Time from High Level				C _L = 5 pF, R _L = 400Ω	7	14	ns	
t _{LZ}	Output Disable Time from Low Level					15	27	ns	

Notes

(3) The only conditions under which a t_{PHL} from the Address inputs can be observed is when an output goes from being nonselected to being selected and the information being routed to that output is a logical "0." If the information had been a logical "1," no change would have occurred and no measurement could have been made. Similarly, the only time a t_{PLH} from the Address inputs can be observed, is when an output goes from being selected to being nonselected and the information that had been routed to that output was a logical "0." If the information had been a logical "1," no change would have occurred and no measurement could have been made.

(4) Information in Note 3 concerning t_{PLH} and t_{PHL} from the address inputs are applicable here also.

Logic Diagram

