

32768-word × 8-bit High Speed CMOS Static RAM

Description

The CXK5V8257BTM/BYM/BM is 262,144 bits high speed CMOS static RAM organized as 32768-words by 8 bits.

A polysilicon TFT cell technology realized extremely low stand-by current and higher data retention stability.

Operating on a single 3.3V supply, directly LVTTL compatible (All inputs and outputs).

And special feature are, low power consumption, high speed and broad package line-up.

The CXK5V8257BTM/BYM/BM is a suitable RAM for portable equipment with battery back up.

Features

- Single +3.3V supply: 3.3V $\pm 0.3\text{V}$
- Directly LVTTL compatible: All inputs and outputs
- Fast access time: (Access time)

CXK5V8257BTM/BYM/BM

-70LL	70ns (Max.)
-10LL	100ns (Max.)

- Low standby current:

CXK5V8257BTM/BYM/BM

-70LL/10LL	3.5 μA (Max.)
------------	--------------------------

- Low power data retention: 2.0V (Min.)

- Available in many packages

CXK5V8257BTM/BYM 8mm × 13.4mm 28 pin TSOP Package


CXK5V8257BM 450mil 28 pin SOP Package

Function


32768-word × 8 bit static RAM

Structure

Silicon gate CMOS IC




Block Diagram




Timing Waveform


- **Read cycle (1):** $\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$




- **Read cycle (2):** $\overline{WE} = V_{IH}$



- **Write cycle (1):** \overline{WE} control



- Write cycle (2): $\overline{\text{CE}}$ control




*1 Write is executed when both $\overline{\text{CE}}$ and $\overline{\text{WE}}$ are at low simultaneously.

*2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.

*3 t_{WR1} is measured at the period from the rising edge of $\overline{\text{CE}}$ to the end of write cycle.

Data retention waveform

- Low supply voltage data retention waveform

**Data Retention Characteristics**

(Ta = 0 to +70°C)

Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Data retention voltage	V _{DR}	$\overline{CE} \geq V_{CC} - 0.2V$	2.0	—	3.6	V
Data retention current	I _{CCDR1}	$V_{CC} = 3.0V$, $\overline{CE} \geq 2.8V$	0 to +70°C	—	—	3
			0 to +40°C	—	—	0.6
			+25°C	—	0.1	0.3
Data retention setup time	t _{CDRS}	Chip disable to data retention mode	0	—	—	ns
Recovery time	t _R		5	—	—	ms


*1 V_{CC} = 3.3V, Ta = 25°C

Package Outline

Unit: mm

CXK5V8257BTM

28PIN TSOP (Plastic)



NOTE: Dimension "*" does not include mold protrusion.


PACKAGE STRUCTURE

SONY CODE	TSOP-28P-L01
EIAJ CODE	TSOP028-P-0000-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.2g

CXK5V8257BYM

28PIN TSOP (Plastic)



NOTE: Dimension "*" does not include mold protrusion.



PACKAGE STRUCTURE

SONY CODE	TSOP-28P-L01R
EIAJ CODE	TSOP028-P-0000-B
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.2g

CXK5V8257BM

28PIN SOP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SOP-28P-L05	PACKAGE MATERIAL	EPOXY RESIN
EIAJ CODE	*SOP028-P-0450	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE		LEAD MATERIAL	42 ALLOY
		PACKAGE WEIGHT	0.7g