


# Ultra-low Quiescent Current, High Efficiency Boost Regulator

#### **FEATURES**

- Ultra-low 12µA Quiescent Current
- 400mA Output Current at 2.6V Input: 3.3V<sub>OUT</sub>
- 94% Efficiency from 2 cell to 3.3V<sub>OUT</sub>
- Wide Input Voltage Range: 0.95V to 4.5V
- 3.3V Fixed or Adjustable Output
- Integrated Synchronous Rectifier: 0.3Ω
- 0.3Ω Switch
- Anti-Ringing Switch Technology
- Programmable Inductor Peak Current
- Logic Shutdown Control
- Under Voltage Lock-Out at 0.61V
- Programmable Low Battery Detect
- Single or Dual Cell Alkaline
- Small 10 pin DFN Package and Industry Standard 10 pin MSOP



Now Available in Lead Free Packaging


#### **APPLICATIONS**


- Camera Flash LED Driver
- Wireless Mouse
- PDA's
- Pagers
- Medical Monitors
- Handheld Portable Devices
- MP3 Players

#### DESCRIPTION

The SP6648 is an ultra-low quiescent current, high efficiency step-up DC-DC converter ideal for single cell, dual cell alkaline and Li-lon battery applications such as digital still cameras, PDA's, MP3 players, and other portable devices. The SP6648 combines the high delivery associated with PWM control, and the low quiescent current and excellent light-load efficiency of PFM control. The SP6648 features  $12\mu\text{A}$  quiescent current, synchronous rectification, a  $0.3\Omega$  charging switch, anti-ringing inductor switch, programmable low battery detect, under-voltage lockout and programmable inductor peak current. The device can be controlled by a 1nA active LOW shutdown pin.

#### TYPICAL APPLICATION CIRCUIT





Maximum Load Current in Operation

#### **ABSOLUTE MAXIMUM RATINGS**

LX, Vo, V <sub>BATT</sub> , LBON, FB to GND pin	0.3 to 6.0V
SHDN, LBI0.	3V to V <sub>BATT</sub> +1.0V
Vo, GND, LX Current	2A
Reverse V <sub>BATT</sub> Current	220mA
Forward V <sub>BATT</sub> Current	500mA
Storage Temperature	65 °C to 150°C

Operating Temperature	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	
ESD Rating	1.5kV HBM

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.


### **ELECTRICAL SPECIFICATIONS**

 $V_{BATT} = V_{SHDN} = 2.6V$ ,  $V_{FB} = 0V$ ,  $I_{LOAD} = 0$ mA,  $T_{AMB} = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{OUT} = +3.3V$ , typical values at  $27^{\circ}$ C unless otherwise noted. The  $\Phi$  denotes the specifications which apply over full operating temperature range  $-40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise specified.

PARAMETER	MIN	TYP	MAX	UNITS	•	CONDITIONS
Input Voltage Operating Range, V <sub>BATT</sub>	0.7		4.5	V	<b>*</b>	After Startup
Output Voltage Range, V <sub>OUT</sub>	2.5		5.5	V	<b>*</b>	
Start-up Input Voltage, V <sub>BATT</sub>		0.85	1.1	V	<b>*</b>	$R_{LOAD} = 3k\Omega$
Under Voltage Lock-out/UVLO	0.5	0.61	0.7	V	•	
Output Voltage, V <sub>O</sub>	3.12	3.30	3.48	V	<b>*</b>	Internal Feedback Divider
Quiescent Current into V <sub>O</sub> , I <sub>QO</sub>		12	25	μΑ	•	V <sub>OUT</sub> = 3.3V, V <sub>FB</sub> = 1.5V, Toggle SHDN
Quiescent Current into V <sub>BATT</sub> , I <sub>QB</sub>		250	750	nA	•	V <sub>OUT</sub> = 3.3V, V <sub>FB</sub> = 1.5V
Shutdown Current into Vo, I <sub>SDO</sub>		1	500	nA	•	V <sub>SHDN</sub> = 0V
Shutdown Current into V <sub>BATT</sub> , I <sub>SDB</sub>		250	750	nA	<b>*</b>	V <sub>SHDN</sub> = 0V, V <sub>BATT</sub> = 2.6V
Efficiency		84 92		% %		$V_{BATT}$ = 1.3V, $I_{OUT}$ = 100mA, $R_{LIM}$ =2k $\Omega$ $V_{BATT}$ = 2.6V, $I_{OUT}$ = 200mA, $R_{LIM}$ =2k $\Omega$
Inductor Current Limit, I <sub>PK</sub> = 1600/R <sub>LIM</sub>	650 1300	800 1600	1000 2000	mA mA	<b>*</b>	$R_{LIM} = 2k\Omega$ $R_{LIM} = 1k\Omega$
Output Current		100 200		mA mA		$V_{BATT}$ = 1.3V, $R_{LIM}$ = 4k $\Omega$ $V_{BATT}$ = 2.6V, $R_{LIM}$ = 4k $\Omega$
		150 400		mA mA		$V_{BATT}$ = 1.3V, $R_{LIM}$ =2k $\Omega$ $V_{BATT}$ = 2.6V, $R_{LIM}$ =2k $\Omega$
Minimum Off-Time Constant K <sub>OFF</sub>	0.5	1.0	1.5	V*μs	•	K <sub>OFF</sub> ≤ T <sub>OFF</sub> (V <sub>OUT</sub> - V <sub>BATT</sub> )
Maximum On-Time Constant K <sub>ON</sub>	2.5	4.0	5.5	V*μs	•	$K_{ON} \ge T_{ON}(V_{BATT})$
Enable Valid to Output Stable		300	500	μS		I <sub>LOAD</sub> = 1mA
NMOS Switch Resistance		0.30	0.6	Ω	•	I <sub>NMOS</sub> = 100mA
PMOS Switch Resistance		0.30	0.6	Ω	•	I <sub>PMOS</sub> = 100mA
FB Set Voltage, V <sub>FB</sub>	1.19	1.25	1.31	V	<b>*</b>	External feedback
FB Input Current		1	100	nA	•	V <sub>FB</sub> =1.3V
LBI Falling Trip Voltage	0.56	0.61	0.66	V	•	
LBI Hysteresis		25		mV		
Low Output Voltage for LBON, V <sub>OL</sub>			0.4	V	•	V <sub>BATT</sub> = 1.3V, I <sub>SINK</sub> = 1mA
Leakage current for LBON			1	μА	•	$V_{BATT} = 1.3V, V_{LBON} = 3.3V$
SHDN Input Voltage, Note 1  V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub> V <sub>IH</sub>	1.0		0.25 0.5	V	* *	V <sub>BATT</sub> = 1.3V V <sub>BATT</sub> = 1.3V V <sub>BATT</sub> = 2.6V V <sub>BATT</sub> = 2.6V
SHDN Input Current		1	100	nA	•	
LX Pin Leakage			3	μΑ		

Note 1: SHDN must transition faster than 1V/100mS for proper operation.

PIN NUMBER	PIN NAME	DESCRIPTION
1	V <sub>BATT</sub>	Battery Voltage. The startup circuitry is powered by this pin. Battery Voltage is used to calculate switch off time: $t_{OFF} = K_{OFF} / (V_{OUT} - V_{BATT})$ . When the battery voltage drops below 0.61V the SP6648 goes into an undervoltage lockout mode (UVLO), where the part is shut down.
2	LBI	Low Battery Input. LBI below 0.61V causes the SP6648 pin to pull LBON pin down to ground. Use a resistor divider to program the low voltage threshold for a specific battery configuration.
3	LBON	Low Battery Output Not. Open drain NMOS output that sinks current to ground when LBI is below 0.61V.
4	R <sub>LIM</sub>	Current Limit Resistor. By connecting a resistor $R_{LIM}$ from this pin to ground the inductor peak current is set by $I_{PEAK}$ =1600/ $R_{LIM}$ . The range for $R_{LIM}$ is $9k\Omega$ (for 180mA) to 1.K $\Omega$ (for 1.6A).
5	SHDN	Shutdown Not. Tie this pin high to $V_{BATT}$ , for normal operation. Pull this pin to ground to disable all circuitry inside the chip. In shutdown the output voltage will float down to a diode drop below the battery voltage.
6	FB	Feedback. Connect this pin to GND for fixed $+3.3V$ operation. Connect this pin to a resistor voltage divider between $V_{\text{OUT}}$ and GND for adjustable output operation.
7	GND	Ground. Connect to ground plane.
8	PGND	Power Ground. The inductor charging current flows out of this pin.
9	LX	Inductor Switching Node. Connect one terminal of the inductor to the positive terminal of the battery. Connect the second terminal of the inductor to this pin. The inductor charging current flows into LX, through the internal charging N-channel FET, and out the PGND pin.
10	V <sub>OUT</sub>	Output Voltage. The inductor current flows out of this pin during switch off-time. It is also used as the internal regulator voltage supply. Connect this pin to the positive terminal of the output capacitor.



#### THEORY OF OPERATION

## **Detailed Description**

The SP6648 is a step-up DC-DC converter that can start up with input voltages as low as 0.85V (typically) and operates with an input voltage down to 0.61V. Ultra low quiescent current of 12µA provides excellent efficiency, up to 94%. In addition to the main switch, a  $0.3\Omega$  internal MOSFET the SP6648 has an internal synchronous rectifier, increasing efficiency and reducing the space of an external diode. An internal inductive-damping switch significantly reduces inductive ringing for low noise high efficiency operation. If the supply voltage drops below 0.61V the SP6648 goes into under voltage lockout, thus opening both internal switches. An externally programmable low battery detector with open drain output provides the ability to flag battery low condition. The inductor peak current is externally programmable to allow for a range of inductor values.

#### **Control Scheme**

A minimum off-time, current limited pulse frequency modulation (PFM) control scheme combines the high output power and efficiency of a pulse width modulation (PWM) device with the ultra low quiescent current of the traditional PFM. At low to moderate output loads the PFM control provides higher efficiency than traditional PWM converters are capable of delivering. At these loads the switching frequency is determined by a minimum off-time (t<sub>OFF</sub>, MIN) and a maximum on-time (t<sub>ON</sub>, MAX) where:

$$\begin{split} t_{OFF} & \ge K_{OFF} \, / \, (V_{OUT} \text{ - } V_{BATT}) \text{ and} \\ t_{ON} & \le K_{ON} \, / \, V_{BATT} \text{ with} \\ K_{OFF} & = 1.0 V \mu \text{s} \text{ and} \\ K_{ON} & = 4.0 V \mu \text{s}. \end{split}$$

At light loads (as shown in plot A in *Figure 1*) the charge cycle will last the maximum value for t<sub>ON</sub>: For a 1V battery this would be as follows:

$$t_{ON} = K_{ON} / V_{BATT} = 4.0 V \mu s / 1 V = 4.0 \mu s$$

The current built up in the coil during the charge cycle gets fully discharged (discontinuous conduction mode DCM) When the current in the coil has reached zero the synchronous rectifier switch is opened and the voltage across the coil (from  $V_{BATT}$  to LX) is shorted internally to eliminate inductive ringing.

With increasing load (as shown in plot B in Figure 1) this inductor damping time becomes shorter, because the output will quickly drop below its regulation point due to heavier load. If the load current increases further the SP6648 enters continuous conduction mode (CCM) where there is always current flowing in the inductor. The charge time remains at maximum toN as long as the inductor peak current limit is not reached as shown in plot C in Figure 1. The inductor peak current limit can be programmed by tying a resistor R<sub>LIM</sub> from the R<sub>LIM</sub> pin to ground where:

$$I_{PEAK} = 1600 / R_{LIM}$$

When the peak current limit is reached the charge time is short-cycled.

In plot D of *Figure 1*, the switch current reaches the peak current limit during the charge period





Figure 1. Inductor Current vs. Load


which ends the charge cycle and starts the discharge cycle. However, full load is not yet achieved because at the end of the minimum discharge time the output was still within regulation.

Maximum load is reached when this discharge time has shrunk to the minimum allowed value  $T_{OFF}$  as shown in Plot E of *Figure 1*.


Refer to the Typical Application Circuit on page 1, T<sub>AMB</sub>=+25°C.




Efficiency vs. Load Current,  $V_{OUT}$ =3.3V




Efficiency vs. Current Load,  $V_{OUT}$ =5.0V




Line/Load Rejection vs. Load Current,  $V_{OUT} = 3.3V$ 






No Load Battery Current, Vout=3.3V




No Load Battery Current, V<sub>OUT</sub>=5.0V


Refer to the Typical Application Circuit on page 1, T<sub>AMB</sub>=+25°C.




Maximum Resistive Load Current in Startup,  $V_{OUT}$ =3.3V




Maximum Resistive Load Current in Startup,  $V_{OUT}$ =5.0V




Output Ripple,  $V_{IN}$ =2.6V,  $I_{LOAD}$ =200mA,  $V_{OUT}$ =3.3V



Output Ripple,  $V_{IN}$ =2.6V,  $I_{LOAD}$ =200mA,  $V_{OUT}$ =5.0V




 $\overline{K_{ON} \text{ vs. } V_{IN}, V_{OUT}} = 3.3V$ 




 $\overline{K_{ON}}$  vs.  $V_{IN}$ ,  $V_{OUT}$ =5.0V


Refer to the Typical Application Circuit on page 1, T<sub>AMB</sub>=+25°C.




 $\overline{K_{OFF} \text{ vs. } V_{IN}, V_{OUT}} = 3.3V$ 




Startup,  $V_{IN}$ =2.6V,  $V_{OUT}$ =3.3V,  $R_{LOAD}$  = 100 $\Omega$ 




Load Step, 0.1A to 0.3A,  $V_{IN} = 2.6V$ ,  $V_{OUT} = 3.3V$ 



 $\overline{K_{OFF} \text{ vs. } V_{IN}, V_{OUT} = 5.0V}$ 



Startup,  $V_{IN}$ =4.2V,  $V_{OUT}$ =5.0V,  $R_{LOAD}$  = 100 $\Omega$ 



Load Step, 0.3A to 0.5A,  $V_{IN} = 4.2V$ ,  $V_{OUT} = 5.0V$ 

#### **Circuit Layout**

Printed circuit board layout is a critical part of a power supply design. Poor designs can result in excessive EMI on the feedback paths and on the ground planes with applications involving high switching frequencies and large peak currents. Excessive EMI can result in instability or regulation errors. All power components should be placed on the PC board as closely as possible with the traces kept short, direct, and wide (>50mils or 1.25mm). Extra copper on the PC board should be integrated into ground as a pseudo-ground plane. On a multilayer PC board, route the star ground using component-side copper fill, then connect it to the internal ground plane using vias. For the SP6648 devices, the inductor and input and output filter capacitors should be soldered with their ground pins as close together as possible in a star-ground configuration. The V<sub>OUT</sub> pin must be bypassed directly to ground as close to the SP6648 devices as possible (within 0.2in or 5mm). The DC-DC converter and any digital circuitry should be placed on the opposite corner of the PC board as far away from sensitive RF and analog input stages. Noisy traces, such as from the LX pin, should be kept away from the voltage-feedback V<sub>OUT</sub> node and separated from it using grounded copper to minimize EMI. See the SP6648EB Evaluation Board Manual for PC Board Layout design details.

#### **Component Selection**

Selection of capacitors for SP6648 power supply circuits can be made through the use of the Component Selection Table. Capacitor equivalent series resistance (ESR) in the range of  $0.2\Omega$  to  $0.3\Omega$  is a requirement for obtaining sufficient output voltage ripple for the SP6648 to properly regulate under load. For ESR values in this range, low ESR Tantalum capacitors are recommended. For example, in the SP6648 application circuit a  $47\mu F$ , 10V, low-ESR, surfacemount tantalum output filter capacitor typically provides 50mV output ripple when stepping up from 2.6V to 3.3V at 200mA. Ceramic capacitors have ESR too low to produce enough output

ripple for the SP6648 to regulate the output. Designers should select input and output capacitors with a rating exceeding the inductor current ripple, which is typically set by the inductor value and the  $K_{\rm ON}$  value as given in the following relationship:

 $I_{L(RIPPLE)} = K_{ON}/L$ 


For the example of the  $10\mu H$  inductor the inductor current ripple would be 330mA, while for the  $22\mu H$  inductor the inductor current ripple value would be 150mA. Do not allow tantalum capacitors to exceed their ripple-current ratings. An input filter capacitor can reduce peak currents drawn from the battery and improve efficiency. For most applications, use the same  $47\mu F$  tantalum capacitor as used for the input. Low-ESR aluminum electrolytic capacitors are acceptable provided they meet the ESR requirement of  $0.2\Omega$  to  $0.3\Omega$ , and we list an appropriate  $100\mu F$  aluminum electrolytic in the component selection table, but standard aluminum electrolytic capacitors are not recommended.

In selecting an inductor, the saturation current specified for the inductor needs to be greater then the SP6648 peak current to avoid saturating the inductor, which would result in a loss in efficiency and could damage the inductor. The SP6648 evaluation board uses a Sumida CDRH5D28  $10\mu H$  inductor with an  $I_{SAT}$  value of 1.3A and a DCR of  $0.065\Omega$ , which easily handles the  $I_{PEAK}$  of 0.85A of the SP6648 and will deliver high efficiencies. Other inductors could be selected provided their  $I_{SAT}$  is greater than the  $I_{PEAK}$  of the SP6648.

INDUCTORS - SURFACE MOUNT							
	Inductor Specification						
Inductance (µH)	Manufacturer/Part No.	Series F $\Omega$	I <sub>SAT</sub> (A)	Size LxWxH (mm)	Intu	ctor Type	Manufacturer Website
10	Sumida CDRH5D28-100	0.065	1.30	5.7x5.5x3.0	Shield	ded Ferrite Core	www.sumida.com
10	TDK RLF5018T-100MR94	0.067	0.94	5.6x5.2x2.0	Shield	led Ferrite Core	www.tdk.com
10	Sumida CD43-100	0.180	1.04	4.0x4.5x3.5	Unshi	leded Ferrite Core	www.sumida.com
22	Sumida CDRH5D28-220	0.122	0.90	5.7x5.5x3	Shiled	led Ferrite Core	www.sumida.com
22	TDK RLF5018T-220MR63	0.067	0.63	5.6x5.2x2.0	Shield	led Ferrite Core	www.tdk.com
22	Sumida CD43-220	0.378	0.68	4.0x4.5x3.5	Unshi	elded Ferrite Core	www.sumida.com
	CAPACITORS - SURFACE MOUNT & LEADED						
	Capacitor Specification						
Capacitance (μF)	Manufacturer Part No.	ESR Ω(max)	Ripple Current (A) @ 85°C	Size LxWxH (mm)	Voltage (V)	Capacitor Type	Manufacturer Website
47	Kemet T494C476K010AS	0.300	1.06	6.0x3.2x2.5	10	SMT Tantalum	www.kemet.com
47	Kemet T494V476K010AS	0.300	0.99	7.3x4.3x2.0	10	SMT Tantalum	www.kemet.com
100	Sanyo 25MV100AX	0.220	0.30	6.3DX11L	25	Radial Al Electrolytic	www.sanyovideo.com

Note: Components highlighted in **bold** are those used on the SP6648EB Evaluation Board.

#### Component Selection Table



SP6648EB Evaluation Board Schematic

#### **V**<sub>OUT</sub> Programming

The SP6648 can be programmed as either a voltage source or a current source. To program the SP6648 as voltage source, the SP6648 requires 2 feedback resistors R1 & R2, as shown in the SP6648EB evaluation board schematic, to control the output voltage. To set  $V_{OUT}$  in the voltage mode, use the equation:

$$R1 = [(V_{OUT}/1.25)-1] * R2$$

#### Using the R, Function

The peak inductor current,  $I_{PEAK}$ , is programmed externally by the  $R_{LIM}$  resistor connected between the  $R_{LIM}$ pin and GND. The peak inductor current is defined by:

$$I_{PEAK} = 1600/R_{LIM}$$

The saturation current specified for the inductor needs to be greater than the peak current to avoid saturating the inductor, which would result in a loss in efficiency and could damage the inductor. The SP6648 evaluation board uses a  $R_{LIM}$  value of 1.87K for an  $I_{PEAK} = 850 mA$  to allow the circuit to deliver up to 180 mA for 1.3 V input and 400 mA for 2.6 V input. Other values could be selected using the above relationships.

# Using the LBON - Low Battery Output Function

The SP6648 will regulate the output until the input battery is completely discharged or until the under voltage lock-out (UVLO) occurs at  $V_{BATT} = 0.61V$ . To provide a low battery warning, the Low Battery Output function of the SP6648 can be used. LBON is programmed externally by the  $R_3$  and  $R_4$  resistor divider connected between  $V_{BATT}$ , the LBI input pin and GND. The LBON is an open drain output, which is active low and is pulled up by a 1M resistor  $R_5$  to  $V_{OUT}$ . When the LBI comparator falling threshold of 0.61V is reached, the LBON

output goes low as determined by the relationship:

$$V_{LOWBATT} = 0.61 * [(R_3 + R_4)/R_4]$$

The SP6648 evaluation board  $R_3$  &  $R_4$  resistors have been set to trip for a falling battery threshold of about 2.0V. Using this relationship, other low battery threshold values can be set by the user.

#### **UVLO the Under Voltage Lock-Out Function**

Once started up, the SP6648 will regulate the output until the input battery is completely discharged or until the under voltage lock-out (UVLO) occurs at  $V_{BATT} = 0.61V$ . The UVLO function will completely open all switches until the battery again rises above the 0.61V threshold.

#### **Maximum Startup Current**

It should be noted that for low input voltages the SP6648 startup circuit can not support large load currents at startup. In startup the SP6648 needs to boost the output from zero volts using the input voltage. Once the output is greater than 1.9V the operate circuit takes over and the SP6648 can supply much more current. Curves of maximum load current in startup for the SP6648 are shown in the typical performance characteristics and can be compared with the page one curve for maximum load current in operation.


For 1-cell battery applications, it is recommended to apply any large load current after the SP6648 has started up, typically in a few milliseconds. This is typically not a problem in many applications where the load is a processor whose load current is low until the processor voltage comes up.

#### SP6648LEDEB Evaluation Board with LumiLED High Brightness White LED


For the high brightness LumiLED white LED application, the SP6648 is generally programmed as a current source. The bias resistor  $R_b$  is used to set the operating current of the white LED as equation:

$$R_b = V_{REF}/I_F$$

where  $V_{REF}$  is around 0.61V,  $I_F$  is the operating current of the LumiLED. To set the operating current to be about 350mA,  $R_b$  is selected as 1.8  $\Omega$  as shown in the following schematic. The efficiency of the SP6648 LumiLED circuit is improved by the use of a silicon diode D1 and resistor  $R_1$  to set the voltage at the current sense resistor  $R_2$  to 0.61V instead of the higher 1.25V at the FB pin. An efficiency curve follows showing the SP6648 efficiency driving 350mA output current into the high brightness LumiLED.




SP6648LEDEB Evaluation Board Schematic



SP6648LEDEB Efficiency Curve


As shown in following scope photos, if the SP6648 is powered up before the LumiLED is plugged in, the circuit will bring the Feedback pin to 0V and the SP6648 has a feature to set the output voltage to be 3.3V. Once the LumiLED is plugged in, the Feedback pin will go up to 1.25V and begin to regulate. The output voltage will go from 3.3V to 3.68V (=V\_F+0.61V), where  $V_F$  is the forward voltage of the LumiLED. When the LumiLED is open, the Feedback pin voltage will go to 0V and the output voltage will go to 3.3V which will protect the part.



Plug in the LumiLED


#### **Brightness Control**

One approach to control LED brightness is to apply a PWM signal to the SHDN input of the SP6648. In this case, the output current will be equal to the product of 350mA and the average duty cycle at the SHDN pin. An optional 10K potentiometer (R<sub>5</sub>) may also be used for dimming the LED current by varying the potentiometer between low brightness and full brightness.




Unplug the LumiLED


**PINOUTS** 





# (ALL DIMENSIONS IN MILLIMETERS)






R1


Pin #1 indentifier must be indicated within this shaded area (D/2 \* E1/2)


Dimensions in (mm)	10-PIN MSOP JEDEC MO-187 (BA) Variation			
	MIN	NOM	MAX	
A	-	-	1.1	
A1	0	-	0.15	
A2	0.75	0.85	0.95	
b	0.17	-	0.27	
С	0.08	-	0.23	
D	3.00 BSC			
Е	4.90 BSC			
E1	3.00 BSC			
е	0.50 BSC			
e1	2.00 BSC			
L	0.4	0.60	0.80	
L1	-	0.95	-	
L2	-	0.25	-	
N	-	10	-	
R	0.07	-	-	
R1	0.07	-	-	
Ø	0°		8°	
Ø1	0°	-	15°	




BASE METAL

**PACKAGE: 10 PIN DFN** 





Side View



**Bottom View** 

DIMENSIONS in (mm)		
MIN	NOM	MAX
0.80	0.90	1.00
0	0.02	0.05
0.20 REF		
0.18	0.25	0.30
3.00 BSC		
2.20	-	2.70
0.50 PITCH		
3.00 BSC		
1.40	-	1.75
0.20	-	-
0.30	0.40	0.50
	MIN 0.80 0 0.18 3 2.20 0. 3 1.40 0.20	min (mm)  MIN NOM  0.80 0.90  0 0.02  0.20 RE  0.18 0.25  3.00 BS  2.20 -  0.50 PIT  3.00 BS  1.40 -  0.20 -

# 10 Pin DFN

Part Number	Top Mark	Operating Temperature Range	Package Type
SP6648EU	SP6648EU	40°C to +85°C	10 Pin MSOP
SP6648EU/TR	SP6648EU	40°C to +85°C	10 Pin MSOP
SP6648ER	SP6648ERY	WW40°C to +85°C	10 Pin DFN
SP6648ER/TR	SP6648ERY\	WW40°C to +85°C	10 Pin DFN

Available in lead free packaging. To order add "-L" suffix to part number.

Example: SP6648EU/TR = standard; SP6648EU-L/TR = lead free

/TR = Tape and Reel

Pack quantity is 2,500 for MSOP and 3,000 for DFN.



**ANALOG EXCELLENCE** 

Sipex Corporation

Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.