

Document No.	853-0145
ECN No.	86487
Date of Issue	November 11, 1986
Status	Product Specification
Memory Products	

82S137

4K-bit TTL bipolar PROM

DESCRIPTION

The 82S137 is field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The 82S137 is supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

This device includes on-chip decoding and 2 Chip Enable inputs for ease of memory expansion. It features 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.

The 82S137 device is also processed to military requirements for operation over the military temperature range, for specifications and ordering information consult the Signetics Military Data Handbook.


FEATURES

- Address access time: 60ns max
- Power dissipation: 0.13mW/bit typ
- Input loading: $-100\mu\text{A}$ max
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible
- Two Chip Enable inputs
- Outputs: 3-State


APPLICATIONS

- Sequential controllers
- Control store
- Random logic
- Code conversion

BLOCK DIAGRAM



PIN CONFIGURATIONS



4K-bit TTL bipolar PROM (1024 × 4)**82S137****ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
18-Pin Plastic Dual-In-Line 300mil-wide	N82S137 N
20-Pin Plastic Leaded Chip Carrier 350mil-square	N82S137 A

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	+7.0	V_{DC}
V_{IN}	Input voltage	+5.5	V_{DC}
V_O	Output voltage Off-State	+5.5	V_{DC}
T_{amb}	Operating temperature range	0 to +75	°C
T_{stg}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS ^{1,2}	Min	Typ ³	Max	UNIT
Input voltage						
V _{IL}	Low	I _{IN} = -12mA	2.0		0.8	V
V _{IH}	High					V
V _{IC}	Clamp				-1.2	V
Output voltage						
V _{OL}	Low	CE _{1,2} = Low	2.4		0.45	V
V _{OH}	High	I _{OUT} = 16mA				V
		I _{OUT} = -2mA				
Input current						
I _{IL}	Low	V _{IN} = 0.45V			-100	μA
I _{IH}	High	V _{IN} = 5.5V			40	μA
Output current						
I _{OZ}	Hi-Z state	CE _{1,2} = High, V _O UT = 0.5V	-15		-40	μA
		CE _{1,2} = High, V _O UT = 5.5V			40	μA
I _{OS}	Short circuit ⁴	CE _{1,2} = Low, V _O UT = 0V, High stored			-70	mA
Supply current ⁵						
I _{CC}		V _{CC} = 5.25V			140	mA
Capacitance						
C _{IN}	Input	CE _{1,2} = High, V _{CC} = 5.0V		5		pF
C _{OUT}	Output	V _{IN} = 2.0V V _O UT = 2.0V				8

NOTES:

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = +25^\circ\text{C}$.
4. Duration of short circuit should not exceed 1 second.
5. Measured with all inputs grounded and all outputs open.

4K-bit TTL bipolar PROM (1024 × 4)

82S137


AC ELECTRICAL CHARACTERISTICS

$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$, $0^\circ\text{C} \leq T_{\text{amb}} \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ¹	Max	
Access time ²							
t _{AA}		Output	Address		40	60	ns
t _{CE}		Output	Chip Enable		25	30	ns
Disable time ³							
t _{CD}		Output	Chip Disable		25	30	ns

- NOTES:
1. Typical values are at $V_{CC} = 5\text{V}$, $T_{\text{amb}} = +25^\circ\text{C}$.
 2. Tested at an address cycle time of $1\mu\text{s}$.
 3. Measured at a delta of 0.5V from Logic Level with $R_1 = 750\Omega$, $R_2 = 750\Omega$, $C_L = 5\text{pF}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS

