

# MOS INTEGRATED CIRCUIT

## $\mu$ PD4216100, 4217100

### 16 M-BIT DYNAMIC RAM

### 16 M-WORD BY 1-BIT, FAST PAGE MODE

#### Description

The  $\mu$ PD4216100, 4217100 are 16 777 216 words by 1 bit dynamic CMOS RAMs.  
These are packed in 26-pin Plastic TSOP (II) and 26-pin Plastic SOJ.

#### Features

- 16 777 216 words by 1 bit organization
- Single +5.0 V $\pm$ 10 % power supply
- Fast page mode
- Fast access and cycle time

| Part number        | Power consumption<br>Active (MAX.) | Access time<br>(MAX.) | R/W cycle time<br>(MIN.) | Fast page mode<br>cycle time (MIN.) |
|--------------------|------------------------------------|-----------------------|--------------------------|-------------------------------------|
| $\mu$ PD4216100-50 | 550 mW                             | 50 ns                 | 90 ns                    | 35 ns                               |
| $\mu$ PD4217100-50 | 660 mW                             |                       |                          |                                     |
| $\mu$ PD4216100-60 | 495 mW                             | 60 ns                 | 110 ns                   | 40 ns                               |
| $\mu$ PD4217100-60 | 605 mW                             |                       |                          |                                     |
| $\mu$ PD4216100-70 | 440 mW                             | 70 ns                 | 130 ns                   | 45 ns                               |
| $\mu$ PD4217100-70 | 550 mW                             |                       |                          |                                     |

| Part number     | Refresh cycle      | Refresh                                                        | Power consumption at standby<br>(MAX.) |
|-----------------|--------------------|----------------------------------------------------------------|----------------------------------------|
| $\mu$ PD4216100 | 4 096 cycles/64 ms | CAS before RAS refresh,<br>RAS only refresh,<br>Hidden refresh | 5.5 mW<br>(CMOS level input)           |
| $\mu$ PD4217100 | 2 048 cycles/32 ms |                                                                |                                        |

The information in this document is subject to change without notice.

**Ordering Information**

| Part number     | Access time<br>(MAX.) | Package                               | Refresh                                                                                              |
|-----------------|-----------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|
| μPD4216100G3-50 | 50 ns                 | 26-pin Plastic TSOP (II)<br>(300 mil) | $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh<br>RAS only refresh<br>Hidden refresh |
| μPD4217100G3-50 |                       |                                       |                                                                                                      |
| μPD4216100G3-60 | 60 ns                 |                                       |                                                                                                      |
| μPD4217100G3-60 |                       |                                       |                                                                                                      |
| μPD4216100G3-70 | 70 ns                 |                                       |                                                                                                      |
| μPD4217100G3-70 |                       |                                       |                                                                                                      |
| μPD4216100LA-50 | 50 ns                 | 26-pin Plastic SOJ<br>(300 mil)       |                                                                                                      |
| μPD4217100LA-50 |                       |                                       |                                                                                                      |
| μPD4216100LA-60 | 60 ns                 |                                       |                                                                                                      |
| μPD4217100LA-60 |                       |                                       |                                                                                                      |
| μPD4216100LA-70 | 70 ns                 |                                       |                                                                                                      |
| μPD4217100LA-70 |                       |                                       |                                                                                                      |


**Quality Grade**

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

Pin Configurations (Marking Side)

26-pin Plastic TSOP (III) (300 mil)




26-pin Plastic SOJ (300 mil)




A0 to A11 : Address Inputs  
 DIN : Data Input  
 Dout : Data Output  
 RAS : Row Address Strobe  
 CAS : Column Address Strobe  
 WE : Write Enable  
 Vcc : Power Supply  
 GND : Ground  
 NC : No Connection

# Block Diagram

[μPD4216100]



[μPD4217100]



# Input/Output Pin Functions

The μPD4216100, 4217100 have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ , A0 to A11, Din and output pin Dout.

| Pin name                                           | Input/<br>Output | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------------------------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\overline{\text{RAS}}$<br>(Row address strobe)    | Input            | $\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line.<br>It refreshes memory cell array of one line selected by the row address.<br>It also selects the following function.<br>• CAS before RAS refresh                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| $\overline{\text{CAS}}$<br>(Column address strobe) |                  | $\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| A0 to A11<br>(Address inputs)                      |                  | Address bus.<br>Input total 24-bit of address signal, upper 12-bit and lower 12-bit in sequence (address multiplex method).<br>Therefore, one word is selected from 16 777 216-word by 1-bit memory cell array.<br>In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$ .<br>Then, switch the address bus to column address and activate $\overline{\text{CAS}}$ .<br>Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated.<br>Therefore, the address input setup time (tASR, tASC) and hold time (tRAH, tCAH) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ . |
| $\overline{\text{WE}}$<br>(Write enable)           |                  | Write control signal.<br>Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Din<br>(Data input)                                |                  | Data bus.<br>Din is used to input data.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Dout<br>(Data output)                              | Output           | Data bus.<br>Dout is used to output data.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

### Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

### Absolute Maximum Ratings

| Parameter                          | Symbol    | Condition | Rating       | Unit |
|------------------------------------|-----------|-----------|--------------|------|
| Voltage on any pin relative to GND | $V_T$     |           | -1.0 to +7.0 | V    |
| Supply voltage                     | $V_{CC}$  |           | -1.0 to +7.0 | V    |
| Output current                     | $I_O$     |           | 50           | mA   |
| Power dissipation                  | $P_D$     |           | 1            | W    |
| Operating temperature              | $T_{opt}$ |           | 0 to +70     | °C   |
| Storage temperature                | $T_{stg}$ |           | -55 to +125  | °C   |

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions

| Parameter                | Symbol   | Condition | MIN. | TYP. | MAX.           | Unit |
|--------------------------|----------|-----------|------|------|----------------|------|
| Supply voltage           | $V_{CC}$ |           | 4.5  | 5.0  | 5.5            | V    |
| High level input voltage | $V_{IH}$ |           | 2.4  |      | $V_{CC} + 1.0$ | V    |
| Low level input voltage  | $V_{IL}$ |           | -1.0 |      | +0.8           | V    |
| Ambient temperature      | $T_a$    |           | 0    |      | 70             | °C   |

### Capacitance ( $T_a = +25\text{ °C}$ , $f = 1\text{ MHz}$ )

| Parameter               | Symbol   | Condition                                                                  | MIN. | TYP. | MAX. | Unit |
|-------------------------|----------|----------------------------------------------------------------------------|------|------|------|------|
| Input capacitance       | $C_{I1}$ | A0 to A11, DIN                                                             |      |      | 5    | pF   |
|                         | $C_{I2}$ | $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ |      |      | 7    | pF   |
| Data Output capacitance | $C_O$    | DOUT                                                                       |      |      | 7    | pF   |

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**

(μPD4216100)

| Parameter                                                                                                                          |  | Symbol            | Test condition                                                                                                                                                                                                                                        | MIN.                                         | MAX. | Unit | Notes      |
|------------------------------------------------------------------------------------------------------------------------------------|--|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|------|------|------------|
| Operating current                                                                                                                  |  | I <sub>CC1</sub>  | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling                                                                                                                                                                                                | $t_{\text{RAC}} = 50 \text{ ns}$             | 100  | mA   | 1, 2, 3    |
|                                                                                                                                    |  |                   | $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$<br>$I_{\text{O}} = 0 \text{ mA}$                                                                                                                                                                         | $t_{\text{RAC}} = 60 \text{ ns}$             | 90   |      |            |
|                                                                                                                                    |  |                   |                                                                                                                                                                                                                                                       | $t_{\text{RAC}} = 70 \text{ ns}$             | 80   |      |            |
|                                                                                                                                    |  |                   |                                                                                                                                                                                                                                                       | $t_{\text{RAC}} = 80 \text{ ns}$             | 70   |      |            |
| Standby current                                                                                                                    |  | I <sub>CC2</sub>  |                                                                                                                                                                                                                                                       |                                              |      | mA   |            |
|                                                                                                                                    |  |                   | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$                                                                                                                                                                        | $I_{\text{O}} = 0 \text{ mA}$                | 2    |      |            |
|                                                                                                                                    |  |                   | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$                                                                                                                                                                     | $I_{\text{O}} = 0 \text{ mA}$                | 1    |      |            |
| $\overline{\text{RAS}}$ only refresh current                                                                                       |  | I <sub>CC3</sub>  | $\overline{\text{RAS}}$ Cycling                                                                                                                                                                                                                       | $t_{\text{RAC}} = 50 \text{ ns}$             | 100  | mA   | 1, 2, 3, 4 |
|                                                                                                                                    |  |                   | $\overline{\text{CAS}} \geq V_{\text{IH}}(\text{MIN.})$                                                                                                                                                                                               | $t_{\text{RAC}} = 60 \text{ ns}$             | 90   |      |            |
|                                                                                                                                    |  |                   | $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$                                                                                                                                                                                                          | $t_{\text{RAC}} = 70 \text{ ns}$             | 80   |      |            |
|                                                                                                                                    |  |                   | $I_{\text{O}} = 0 \text{ mA}$                                                                                                                                                                                                                         | $t_{\text{RAC}} = 80 \text{ ns}$             | 70   |      |            |
| Operating current<br>(Fast page mode)                                                                                              |  | I <sub>CC4</sub>  | $\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$                                                                                                                                                                                               | $t_{\text{RAC}} = 50 \text{ ns}$             | 80   | mA   | 1, 2, 5    |
|                                                                                                                                    |  |                   | $\overline{\text{CAS}}$ Cycling                                                                                                                                                                                                                       | $t_{\text{RAC}} = 60 \text{ ns}$             | 70   |      |            |
|                                                                                                                                    |  |                   | $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$                                                                                                                                                                                                          | $t_{\text{RAC}} = 70 \text{ ns}$             | 60   |      |            |
|                                                                                                                                    |  |                   | $I_{\text{O}} = 0 \text{ mA}$                                                                                                                                                                                                                         | $t_{\text{RAC}} = 80 \text{ ns}$             | 50   |      |            |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$<br>refresh current                                                          |  | I <sub>CC5</sub>  | $\overline{\text{RAS}}$ Cycling                                                                                                                                                                                                                       | $t_{\text{RAC}} = 50 \text{ ns}$             | 100  | mA   | 1, 2       |
|                                                                                                                                    |  |                   | $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$<br>$I_{\text{O}} = 0 \text{ mA}$                                                                                                                                                                         | $t_{\text{RAC}} = 60 \text{ ns}$             | 90   |      |            |
|                                                                                                                                    |  |                   |                                                                                                                                                                                                                                                       | $t_{\text{RAC}} = 70 \text{ ns}$             | 80   |      |            |
|                                                                                                                                    |  |                   |                                                                                                                                                                                                                                                       | $t_{\text{RAC}} = 80 \text{ ns}$             | 70   |      |            |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$<br>long refresh current<br>(4 096 cycles / 128 ms,<br>only for μPD42S16100) |  | I <sub>CC6</sub>  | CAS before $\overline{\text{RAS}}$ refresh :<br>4 096 cycles/128 ms<br>$\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$<br>$V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IHMAX}}$ | $t_{\text{RAS}} \leq 300 \text{ ns}$         | 450  | μA   | 1, 2       |
|                                                                                                                                    |  |                   | Standby : $\overline{\text{RAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$<br>Address : Don't care<br>$\overline{\text{WE}} : V_{\text{IH}}$<br>$I_{\text{O}} = 0 \text{ mA}$                                                                               | $t_{\text{RAS}} \leq 1 \text{ } \mu\text{s}$ | 600  |      |            |
| Input leakage current                                                                                                              |  | I <sub>I(L)</sub> | $V_{\text{I}} = 0 \text{ to } 5.5 \text{ V}$<br>all other pins not under test = 0 V                                                                                                                                                                   | -10                                          | +10  | μA   |            |
| Output leakage current                                                                                                             |  | I <sub>O(L)</sub> | $V_{\text{O}} = 0 \text{ to } 5.5 \text{ V}$<br>Output is disabled (Hi-Z)                                                                                                                                                                             | -10                                          | +10  | μA   |            |
| High level output voltage                                                                                                          |  | V <sub>OH</sub>   | $I_{\text{O}} = -5.0 \text{ mA}$                                                                                                                                                                                                                      | 2.4                                          |      | V    |            |
| Low level output voltage                                                                                                           |  | V <sub>OL</sub>   | $I_{\text{O}} = +4.2 \text{ mA}$                                                                                                                                                                                                                      |                                              | 0.4  | V    |            |

[μPD4217100]

| Parameter                                                                 |                       | Symbol            | Test condition                                                                                                                                        |                               | MIN. | MAX.          | Unit | Notes      |
|---------------------------------------------------------------------------|-----------------------|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|------|---------------|------|------------|
| Operating current                                                         |                       | I <sub>CC1</sub>  | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling<br>$\text{trc} = \text{trc}(\text{MIN.})$<br>$I_o = 0 \text{ mA}$                              | $\text{trAC} = 50 \text{ ns}$ |      | 120           | mA   | 1, 2, 3    |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 60 \text{ ns}$ |      | 110           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 70 \text{ ns}$ |      | 100           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 80 \text{ ns}$ |      | 90            |      |            |
| Standby current                                                           | $\mu\text{PD4217100}$ | I <sub>CC2</sub>  |                                                                                                                                                       |                               |      |               | mA   |            |
|                                                                           |                       |                   | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$                                                                               | $I_o = 0 \text{ mA}$          |      | 2             |      |            |
|                                                                           |                       |                   | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$                                                                            | $I_o = 0 \text{ mA}$          |      | 1             |      |            |
| $\overline{\text{RAS}}$ only refresh current                              |                       | I <sub>CC3</sub>  | $\overline{\text{RAS}}$ Cycling<br>$\overline{\text{CAS}} \geq V_{IH}(\text{MIN.})$<br>$\text{trc} = \text{trc}(\text{MIN.})$<br>$I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ |      | 120           | mA   | 1, 2, 3, 4 |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 60 \text{ ns}$ |      | 110           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 70 \text{ ns}$ |      | 100           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 80 \text{ ns}$ |      | 90            |      |            |
| Operating current<br>(Fast page mode)                                     |                       | I <sub>CC4</sub>  | $\overline{\text{RAS}} \leq V_{IL}(\text{MAX.})$<br>$\overline{\text{CAS}}$ Cycling<br>$\text{tpc} = \text{tpc}(\text{MIN.})$<br>$I_o = 0 \text{ mA}$ | $\text{trAC} = 50 \text{ ns}$ |      | 80            | mA   | 1, 2, 5    |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 60 \text{ ns}$ |      | 70            |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 70 \text{ ns}$ |      | 60            |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 80 \text{ ns}$ |      | 50            |      |            |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$<br>refresh current |                       | I <sub>CC5</sub>  | $\overline{\text{RAS}}$ Cycling<br>$\text{trc} = \text{trc}(\text{MIN.})$<br>$I_o = 0 \text{ mA}$                                                     | $\text{trAC} = 50 \text{ ns}$ |      | 120           | mA   | 1, 2       |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 60 \text{ ns}$ |      | 110           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 70 \text{ ns}$ |      | 100           |      |            |
|                                                                           |                       |                   |                                                                                                                                                       | $\text{trAC} = 80 \text{ ns}$ |      | 90            |      |            |
| Input leakage current                                                     |                       | I <sub>I(L)</sub> | $V_i = 0 \text{ to } 5.5 \text{ V}$<br>all other pins not under test = 0 V                                                                            | -10                           | +10  | $\mu\text{A}$ |      |            |
| Output leakage current                                                    |                       | I <sub>O(L)</sub> | $V_o = 0 \text{ to } 5.5 \text{ V}$<br>Output is disabled (Hi-Z)                                                                                      | -10                           | +10  | $\mu\text{A}$ |      |            |
| High level output voltage                                                 |                       | V <sub>OH</sub>   | $I_o = -5.0 \text{ mA}$                                                                                                                               | 2.4                           |      | V             |      |            |
| Low level output voltage                                                  |                       | V <sub>OL</sub>   | $I_o = +4.2 \text{ mA}$                                                                                                                               |                               | 0.4  | V             |      |            |




- Notes**
1.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC5}$ ,  $I_{CC6}$  depend on cycle rates (trc and tpc).
  2. Specified values are obtained with outputs unloaded.
  3.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL} (MAX.)$  and  $\overline{CAS} \geq V_{IH} (MIN.)$ .
  4.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
  5.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

**Common to Read, Write, Read Modify Write Cycle**

| Parameter                        | Symbol           | t <sub>RAC</sub> = 50 ns |        | t <sub>RAC</sub> = 60 ns |        | t <sub>RAC</sub> = 70 ns |        | Unit | Notes |
|----------------------------------|------------------|--------------------------|--------|--------------------------|--------|--------------------------|--------|------|-------|
|                                  |                  | MIN.                     | MAX.   | MIN.                     | MAX.   | MIN.                     | MAX.   |      |       |
| Read / Write Cycle Time          | t <sub>RC</sub>  | 90                       | —      | 110                      | —      | 130                      | —      | ns   |       |
| RAS Precharge Time               | t <sub>RP</sub>  | 30                       | —      | 40                       | —      | 50                       | —      | ns   |       |
| CAS Precharge Time               | t <sub>CPN</sub> | 8                        | —      | 10                       | —      | 10                       | —      | ns   |       |
| RAS Pulse Width                  | t <sub>RAS</sub> | 50                       | 10 000 | 60                       | 10 000 | 70                       | 10 000 | ns   |       |
| CAS Pulse Width                  | t <sub>CAS</sub> | 13                       | 10 000 | 15                       | 10 000 | 18                       | 10 000 | ns   |       |
| RAS Hold Time                    | t <sub>RSH</sub> | 13                       | —      | 15                       | —      | 18                       | —      | ns   |       |
| CAS Hold Time                    | t <sub>CSH</sub> | 50                       | —      | 60                       | —      | 70                       | —      | ns   |       |
| RAS to CAS Delay Time            | t <sub>RCD</sub> | 18                       | 32     | 20                       | 40     | 20                       | 50     | ns   | 1     |
| RAS to Column Address Delay Time | t <sub>RAD</sub> | 13                       | 25     | 15                       | 30     | 15                       | 35     | ns   | 1     |
| CAS to RAS Precharge Time        | t <sub>CRP</sub> | 5                        | —      | 5                        | —      | 5                        | —      | ns   | 2     |
| Row Address Setup Time           | t <sub>ASR</sub> | 0                        | —      | 0                        | —      | 0                        | —      | ns   |       |
| Row Address Hold Time            | t <sub>RAH</sub> | 8                        | —      | 10                       | —      | 10                       | —      | ns   |       |
| Column Address Setup Time        | t <sub>ASC</sub> | 0                        | —      | 0                        | —      | 0                        | —      | ns   |       |
| Column Address Hold Time         | t <sub>CAH</sub> | 13                       | —      | 15                       | —      | 15                       | —      | ns   |       |
| CAS to Data Setup Time           | t <sub>CLZ</sub> | 0                        | —      | 0                        | —      | 0                        | —      | ns   |       |
| Transition Time (Rise and Fall)  | t <sub>T</sub>   | 3                        | 50     | 3                        | 50     | 3                        | 50     | ns   |       |
| Refresh Time                     |                  | t <sub>REF</sub>         |        |                          |        |                          |        | ms   |       |
|                                  | μPD4216100       |                          | — 64   | — 64                     | — 64   |                          |        |      |       |
|                                  | μPD4217100       |                          | — 32   | — 32                     | — 32   |                          |        |      |       |

**Notes** 1. For read cycles, access time is defined as follows:

| Input Conditions                                                | Access Time             | Access Time from RAS                       |
|-----------------------------------------------------------------|-------------------------|--------------------------------------------|
| $t_{RAD} \leq t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$ | t <sub>RAC</sub> (MAX.) | t <sub>RAC</sub> (MAX.)                    |
| $t_{RAD} > t_{RAD} (MAX.)$ and $t_{RCD} \leq t_{RCD} (MAX.)$    | t <sub>AA</sub> (MAX.)  | t <sub>RAD</sub> + t <sub>AA</sub> (MAX.)  |
| $t_{RCD} > t_{RCD} (MAX.)$                                      | t <sub>CAC</sub> (MAX.) | t <sub>RCD</sub> + t <sub>CAC</sub> (MAX.) |

t<sub>RAD</sub>(MAX.) and t<sub>RCD</sub>(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RAD</sub> ≥ t<sub>RAD</sub> (MAX.) and t<sub>RCD</sub> ≥ t<sub>RCD</sub> (MAX.) will not cause any operation problems.

2. t<sub>CRP</sub>(MIN.) requirement is applied to RAS, CAS cycles preceded by any cycle.

# Read Cycle

| Parameter                                  | Symbol           | t <sub>RAC</sub> = 50 ns |      | t <sub>RAC</sub> = 60 ns |      | t <sub>RAC</sub> = 70 ns |      | Unit | Notes |
|--------------------------------------------|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
|                                            |                  | MIN.                     | MAX. | MIN.                     | MAX. | MIN.                     | MAX. |      |       |
| Access Time from RAS                       | t <sub>RAC</sub> | –                        | 50   | –                        | 60   | –                        | 70   | ns   | 1     |
| Access Time from CAS                       | t <sub>CAC</sub> | –                        | 13   | –                        | 15   | –                        | 18   | ns   | 1     |
| Access Time from Column Address .          | t <sub>AA</sub>  | –                        | 25   | –                        | 30   | –                        | 35   | ns   | 1     |
| Column Address Lead Time Referenced to RAS | t <sub>RA</sub>  | 25                       | –    | 30                       | –    | 35                       | –    | ns   |       |
| Read Command Setup Time                    | t <sub>RCS</sub> | 0                        | –    | 0                        | –    | 0                        | –    | ns   |       |
| Read Command Hold Time Referenced to RAS   | t <sub>RRH</sub> | 0                        | –    | 0                        | –    | 0                        | –    | ns   | 2     |
| Read Command Hold Time Referenced to CAS   | t <sub>RCH</sub> | 0                        | –    | 0                        | –    | 0                        | –    | ns   | 2     |
| Output Buffer Turn-off Delay Time from CAS | t <sub>OFF</sub> | 0                        | 10   | 0                        | 15   | 0                        | 15   | ns   | 3     |

**Notes** 1. For read cycles, access time is defined as follows:

| Input Conditions                                                                      | Access Time             | Access Time from RAS                      |
|---------------------------------------------------------------------------------------|-------------------------|-------------------------------------------|
| t <sub>RA</sub> ≤ t <sub>RA</sub> (MAX.) and t <sub>RC</sub> ≤ t <sub>RC</sub> (MAX.) | t <sub>RAC</sub> (MAX.) | t <sub>RAC</sub> (MAX.)                   |
| t <sub>RA</sub> > t <sub>RA</sub> (MAX.) and t <sub>RC</sub> ≤ t <sub>RC</sub> (MAX.) | t <sub>AA</sub> (MAX.)  | t <sub>RA</sub> + t <sub>AA</sub> (MAX.)  |
| t <sub>RC</sub> > t <sub>RC</sub> (MAX.)                                              | t <sub>CAC</sub> (MAX.) | t <sub>RC</sub> + t <sub>CAC</sub> (MAX.) |

t<sub>RA</sub>(MAX.) and t<sub>RC</sub>(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RA</sub> ≥ t<sub>RA</sub>(MAX.) and t<sub>RC</sub> ≥ t<sub>RC</sub>(MAX.) will not cause any operation problems.

2. Either t<sub>RCH</sub>(MIN.) or t<sub>RRH</sub>(MIN.) should be met in read cycles.
3. t<sub>OFF</sub>(MAX.) defines the time when the output achieves the condition of Hi - Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.

### Write Cycle

| Parameter                                                | Symbol           | t <sub>RAC</sub> = 50 ns |      | t <sub>RAC</sub> = 60 ns |      | t <sub>RAC</sub> = 70 ns |      | Unit | Notes |
|----------------------------------------------------------|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|-------|
|                                                          |                  | MIN.                     | MAX. | MIN.                     | MAX. | MIN.                     | MAX. |      |       |
| $\overline{WE}$ Hold Time Referenced to $\overline{CAS}$ | t <sub>WCH</sub> | 8                        | –    | 10                       | –    | 10                       | –    | ns   | 1     |
| $\overline{WE}$ Pulse Width                              | t <sub>WP</sub>  | 8                        | –    | 10                       | –    | 10                       | –    | ns   | 1     |
| $\overline{WE}$ Lead Time Referenced to $\overline{RAS}$ | t <sub>RWL</sub> | 18                       | –    | 20                       | –    | 20                       | –    | ns   |       |
| $\overline{WE}$ Lead Time Referenced to $\overline{CAS}$ | t <sub>CWL</sub> | 13                       | –    | 15                       | –    | 15                       | –    | ns   |       |
| $\overline{WE}$ Setup Time                               | t <sub>WCS</sub> | 0                        | –    | 0                        | –    | 0                        | –    | ns   | 2     |
| Data-in Setup Time                                       | t <sub>DS</sub>  | 0                        | –    | 0                        | –    | 0                        | –    | ns   | 3     |
| Data-in Hold Time                                        | t <sub>DH</sub>  | 10                       | –    | 10                       | –    | 15                       | –    | ns   | 3     |

- Notes**
1. t<sub>WP(MIN.)</sub> is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH(MIN.)</sub> should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle.
  3. t<sub>DS(MIN.)</sub> and t<sub>DH(MIN.)</sub> are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

### Read Modify Write Cycle

| Parameter                                      | Symbol           | t <sub>RAC</sub> = 50 ns |      | t <sub>RAC</sub> = 60 ns |      | t <sub>RAC</sub> = 70 ns |      | Unit | Note |
|------------------------------------------------|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
|                                                |                  | MIN.                     | MAX. | MIN.                     | MAX. | MIN.                     | MAX. |      |      |
| Read Modify Write Cycle Time                   | t <sub>RWC</sub> | 113                      | –    | 135                      | –    | 155                      | –    | ns   |      |
| $\overline{RAS}$ to $\overline{WE}$ Delay Time | t <sub>RWD</sub> | 50                       | –    | 60                       | –    | 70                       | –    | ns   | 1    |
| $\overline{CAS}$ to $\overline{WE}$ Delay Time | t <sub>CWD</sub> | 13                       | –    | 15                       | –    | 18                       | –    | ns   | 1    |
| Column Address to $\overline{WE}$ Delay Time   | t <sub>AWD</sub> | 25                       | –    | 30                       | –    | 35                       | –    | ns   | 1    |

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS(MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD(MIN.)</sub>, t<sub>CWD</sub> ≥ t<sub>CWD(MIN.)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(MIN.)</sub> and t<sub>CPWD</sub> ≥ t<sub>CPWD(MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

### Fast Page Mode

| Parameter                                                                | Symbol            | t <sub>RAC</sub> = 50 ns |         | t <sub>RAC</sub> = 60 ns |         | t <sub>RAC</sub> = 70 ns |         | Unit | Note |
|--------------------------------------------------------------------------|-------------------|--------------------------|---------|--------------------------|---------|--------------------------|---------|------|------|
|                                                                          |                   | MIN.                     | MAX.    | MIN.                     | MAX.    | MIN.                     | MAX.    |      |      |
| Fast Page Mode Cycle Time                                                | t <sub>PC</sub>   | 35                       | –       | 40                       | –       | 45                       | –       | ns   |      |
| Access Time from $\overline{\text{CAS}}$ Precharge                       | t <sub>ACP</sub>  | –                        | 30      | –                        | 35      | –                        | 40      | ns   |      |
| $\overline{\text{RAS}}$ Pulse Width                                      | t <sub>RASP</sub> | 50                       | 125 000 | 60                       | 125 000 | 70                       | 125 000 | ns   |      |
| $\overline{\text{CAS}}$ Precharge Time                                   | t <sub>CP</sub>   | 8                        | –       | 10                       | –       | 10                       | –       | ns   |      |
| $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge | t <sub>RHCP</sub> | 30                       | –       | 35                       | –       | 40                       | –       | ns   |      |
| Read Modify Write Cycle Time                                             | t <sub>PRWC</sub> | 55                       | –       | 60                       | –       | 65                       | –       | ns   |      |
| $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time   | t <sub>CPWD</sub> | 50                       | –       | 58                       | –       | 65                       | –       | ns   | 1    |


**Note 1.** If  $\text{twcs} \geq \text{twcs}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If  $\text{trwd} \geq \text{trwd}(\text{MIN.})$ ,  $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$ ,  $\text{tawd} \geq \text{tawd}(\text{MIN.})$  and  $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

### Refresh Cycle


| Parameter                                                                                           | Symbol           | t <sub>RAC</sub> = 50 ns |      | t <sub>RAC</sub> = 60 ns |      | t <sub>RAC</sub> = 70 ns |      | Unit | Note |
|-----------------------------------------------------------------------------------------------------|------------------|--------------------------|------|--------------------------|------|--------------------------|------|------|------|
|                                                                                                     |                  | MIN.                     | MAX. | MIN.                     | MAX. | MIN.                     | MAX. |      |      |
| $\overline{\text{CAS}}$ Setup Time                                                                  | t <sub>CSR</sub> | 5                        | –    | 5                        | –    | 5                        | –    | ns   |      |
| $\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | t <sub>CHR</sub> | 10                       | –    | 10                       | –    | 10                       | –    | ns   |      |
| $\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time                                 | t <sub>RPC</sub> | 5                        | –    | 5                        | –    | 5                        | –    | ns   |      |
| $\overline{\text{WE}}$ Setup Time                                                                   | t <sub>WSR</sub> | 10                       | –    | 10                       | –    | 10                       | –    | ns   |      |
| $\overline{\text{WE}}$ Hold Time                                                                    | t <sub>WHR</sub> | 15                       | –    | 15                       | –    | 15                       | –    | ns   |      |

[illegible]

Early Write Cycle




Late Write Cycle






# Read Modify Write Cycle




Fast Page Mode Read Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

### Fast Page Mode Early Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

# Fast Page Mode Late Write Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

[illegible]


87

**CAS Before RAS Refresh Cycle**




**Remark** Address,  $\text{D}_{\text{IN}}$  : Don't care  $\text{D}_{\text{OUT}}$  : Hi - Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ ,  $\text{D}_{\text{IN}}$  : Don't care  $\text{D}_{\text{OUT}}$  : Hi - Z

# Hidden Refresh Cycle (Read)



**Remark** D<sub>IN</sub> : Don't care


# Hidden Refresh Cycle (Write)



**Remark** DOUT : Hi-Z



### Test Mode Set Cycle ( $\overline{\text{WE}}$ , $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)



**Remark** Address,  $\text{D}_{\text{in}}$  : Don't care  $\text{D}_{\text{out}}$  : Hi - Z

### Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times 16$ -bit structure during test mode.

#### (1) Setting the mode

Executing the test mode cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle) sets the test mode.

#### (2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1" : Normal write (all memory cells)

Output = "0" : Abnormal write

#### (3) Refresh


Refresh in the test mode must be performed with the  $\overline{\text{RAS}}$  /  $\overline{\text{CAS}}$  cycle or with the  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. The  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle use the same counter as the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh's internal counter.

#### (4) Mode Cancellation

The test mode is cancelled by executing one cycle of  $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.

Package Drawings

26PIN PLASTIC TSOP(II) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS                         | INCHES                              |
|------|-------------------------------------|-------------------------------------|
| A    | 17.36 MAX.                          | 0.684 MAX.                          |
| B    | 1.06 MAX.                           | 0.042 MAX.                          |
| C    | 1.27 (T.P.)                         | 0.050 (T.P.)                        |
| D    | $0.42^{+0.08}_{-0.07}$              | $0.017 \pm 0.003$                   |
| E    | $0.1 \pm 0.05$                      | $0.004 \pm 0.002$                   |
| F    | 1.2 MAX.                            | 0.048 MAX.                          |
| G    | 0.97                                | 0.038                               |
| H    | $9.22 \pm 0.2$                      | $0.363 \pm 0.008$                   |
| I    | $7.62 \pm 0.1$                      | $0.300 \pm 0.004$                   |
| J    | $0.8 \pm 0.2$                       | $0.031^{+0.009}_{-0.008}$           |
| K    | $0.145^{+0.025}_{-0.015}$           | $0.006 \pm 0.001$                   |
| L    | $0.5 \pm 0.1$                       | $0.020^{+0.004}_{-0.005}$           |
| M    | 0.21                                | 0.009                               |
| N    | 0.10                                | 0.004                               |
| P    | $3^{\circ} +7^{\circ}_{-3^{\circ}}$ | $3^{\circ} +7^{\circ}_{-3^{\circ}}$ |

S26G3-50-7JD1

26 PIN PLASTIC SOJ (300 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S26LA-300A

| ITEM | MILLIMETERS                            | INCHES                                    |
|------|----------------------------------------|-------------------------------------------|
| B    | 17.1 <sup>+0.25</sup> <sub>-0.05</sub> | 0.673 <sup>+0.010</sup> <sub>-0.002</sub> |
| C    | 7.62                                   | 0.300                                     |
| D    | 8.47±0.2                               | 0.333 <sup>+0.009</sup> <sub>-0.008</sub> |
| E    | 1.03±0.15                              | 0.041 <sup>+0.006</sup> <sub>-0.007</sub> |
| F    | 0.74                                   | 0.029                                     |
| G    | 3.5±0.2                                | 0.138±0.008                               |
| H    | 2.545±0.2                              | 0.100±0.008                               |
| I    | 0.8 MIN.                               | 0.031 MIN.                                |
| J    | 2.6                                    | 0.102                                     |
| K    | 1.27 (T.P.)                            | 0.050 (T.P.)                              |
| M    | 0.40±0.10                              | 0.016 <sup>+0.004</sup> <sub>-0.005</sub> |
| N    | 0.12                                   | 0.005                                     |
| P    | 6.73±0.20                              | 0.265±0.008                               |
| Q    | 0.10                                   | 0.004                                     |
| T    | R 0.85                                 | R 0.033                                   |
| U    | 0.20 <sup>+0.10</sup> <sub>-0.05</sub> | 0.008 <sup>+0.004</sup> <sub>-0.002</sub> |

