

# 78P2352 Dual Channel OC-3/ STM1-E/ E4 LIU

# TARGET DATASHEET

**MARCH 2003** 

#### DESCRIPTION

The 78P2352 is TDK's second generation LIU for 155 Mbit/s SDH/SONET (OC-3, STS-3, or STM-1) and 140Mbit/s PDH (E4) applications. The device is a dual channel, single chip solution that includes an integrated CDR in the transmit path for flexible NRZ to CMI conversion. The device can interface to  $75\Omega$  coaxial cable using CMI coding or directly to a fiber optics module using NRZ coding. The 78P2352 is compliant with all respective ANSI, ITU-T, and Telcordia standards for jitter tolerance, generation, and transfer.

#### **APPLICATIONS**

- Central Office Interconnects
- DSLAMs
- Add Drop Multiplexers (ADMs)
- PDH/SDH test equipment

#### FEATURES

- G.703 compliant line interface for 139.264 Mbps or 155.52 Mbps CMI-coded coax transmission.
- LVPECL compatible line interface for 155.52 Mbps NRZ-coded fiber applications.
- Integrated adaptive CMI equalizer and CDR in receive path.
- Serial, LVPECL-compatible system interface with integrated CDR in transmit path for NRZ to CMI conversion.
- 4-bit parallel CMOS system interface with master/slave Tx clock modes.
- Configurable via HW control pins or 4-wire µP interface
- Operates from a single reference clock input.
- Compliant with ANSI T1.105.03-1994; ITU-T G.751, G.813, G.823, G.825, G.958; and Telcordia GR-253-CORE for jitter performance.
- Provides Loss of Lock (LOL), CMI Line Code Violation (LCV), and G.775 compliant Loss of Signal (LOS) detection.
- Receiver Monitor Mode
- Operates from a single 3.3V supply
- 128-pin TQFP (JEDEC LQFP) package



#### **BLOCK DIAGRAM**

# TABLE OF CONTENTS

	r		

FUNCTIONAL DESCRIPTION	4
MODE SELECTION	4
REFERENCE CLOCK	4
RECEIVER OPERATION	4
Receiver Monitor Mode	4
Loss of Signal / Loss of Lock	4
TRANSMITTER OPERATION	5
Serial Modes	5
Parallel Modes	6
Transmit Driver	6
Clock Synthesizer	6
POWER-DOWN FUNCTION	6
LOOPBACK MODES	7
POWER-ON RESET	7
SERIAL CONTROL INTERFACE	7
PROGRAMMABLE INTERRUPTS	7
REGISTER DESCRIPTION	8
REGISTER ADDRESSING	8
REGISTER TABLE	8
LEGEND	9
GLOBAL REGISTERS	9
ADDRESS 0-0: MASTER CONTROL REGISTER	9
ADDRESS 0-1: INTERRUPT CONTROL REGISTER	10
PORT-SPECIFIC REGISTERS	11
ADDRESS N-0: MODE CONTROL REGISTER	11
ADDRESS N-1: SIGNAL CONTROL REGISTER	12
ADDRESS N-2: ADVANCED CONTROL REGISTER 1	12
ADDRESS N-3: ADVANCED CONTROL REGISTER 2	12
ADDRESS N-4: MODE CONTROL REGISTER 2	13
ADDRESS N-5: STATUS MONITOR REGISTER	13
PIN DESCRIPTION	14
LEGEND	14
TRANSMITTER PINS	14
RECEIVER PINS	15
REFERENCE AND STATUS PINS	15
CONTROL PINS	16
SERIAL-PORT PINS	17
POWER AND GROUND PINS	17

# TABLE OF CONTENTS (continued)

ELECTRICAL SPECIFICATIONS	18
ABSOLUTE MAXIMUM RATINGS	18
RECOMMENDED OPERATING CONDITIONS	18
DC CHARACTERISTICS	18
ANALOG PINS CHARACTERISTICS	19
DIGITAL I/O CHARACTERISTICS	19
Pins of type CI, CIU, CID	19
Pins of type CIS	19
Pins of type CO and COZ	19
Pins of type PO	19
SERIAL-PORT TIMING CHARACTERISTICS	20
TRANSMITTER TIMING CHARACTERISTICS	21
TIMING DIAGRAM: Transmitter Waveforms	21
REFERENCE CLOCK CHARACTERISTICS	22
RECEIVER TIMING CHARACTERISTICS	22
TIMING DIAGRAM: Receive Waveforms	22
TRANSMITTER SPECIFICATIONS FOR CMI INTERFACE	23
TRANSMITTER OUTPUT JITTER	28
RECEIVER (Transformer-coupled)	29
RECEIVER SPECIFICATIONS FOR CMI INTERFACE	29
RECEIVER JITTER TOLERANCE	30
RECEIVER JITTER TRANSFER FUNCTION	32
CMI Mode Loss of Signal Condition	33
APPLICATION INFORMATION	34
EXTERNAL COMPONENTS	34
TRANSFORMER SPECIFICATIONS	34
RECOMMENDED LVPECL TERMINATIONS	34
MECHANICAL SPECIFICATIONS	35
PACKAGE INFORMATION	36
Revision History	37

## FUNCTIONAL DESCRIPTION

The 78P2352 contains all the necessary transmit and receive circuitry for connection between 139.264Mbit/s and 155.52Mbit/s signals and the digital universe.

The chip is controllable through pins or serial port register settings. In hardware mode (pin control) the SPSL pin must be low. In software mode (SPSL pin high), control pins are disabled and the 78P2352 must be configured via the 4-wire serial port.

#### MODE SELECTION

The SDO\_E4 pin or E4 register bit determines which rate the device operates in according to the table below. This control combined with CKSL also selects the global reference frequency.

Rate	SDO_E4 pin	E4 bit
E4	High	1
STM-1, STS-3, OC-3	Low	0

The SEN\_CMI pin or CMI register bit selects one of two media for reception and transmission: coaxial cable in CMI mode or optical fiber in ECL (NRZ) mode. Independent operation is available with register controls (CMI bit).

Media (coding)	SEN_CMI pin	CMI bit
75 ohm Coax (CMI)	High	1
Fiber (NRZ)	Low	0

The SDI\_PAR pin or PAR register bit selects the interface to the framer to be four bit parallel or serial. For each interface there are different clocking schemes for the transmitter. These modes and their controls are described in the TRANSMITTER OPERATION section.

#### **REFERENCE CLOCK**

The 78P2352 requires a reference clock supplied to the CKREFP/N pins. For reference frequencies of 77.76MHz or lower, the device accepts a single ended CMOS input at CKREFP. For reference frequencies of 139.264/155.52MHz, the device accepts a differential clock input at CKREFP/N. The frequency of this reference input is selected by the rate selection and the CKSL control pin or register bit.

	Reference	Frequency
CKSL pin	SDO_E4 low	SDO_E4 high
Low	19.44MHz	17.408MHz
Float	77.76MHz	N/A
High	155.52MHz	139.264MHz
CKSL[1:0] bits	E4 bit = 0	E4 bit = 1
00	19.44MHz	17.408MHz
10	77.76MHz	N/A
11	155.52MHz	139.264MHz

#### **RECEIVER OPERATION**

The receiver accepts serial data, at 155.52Mbit/s or 139.264Mbit/s from the RXxP/N inputs. In CMI mode, the CMI-coded inputs come from a coaxial cable that is transformer-coupled to the chip. In ECL (NRZ) mode, the input pins receive NRZ LVPECL level signals from an O/E converter.

The CMI signal first enters an AGC, which has a selectable gain range setting. When Receiver Monitor Mode is enabled, the AGC can compensate for a monitor signal with 16 to 20 dB of flat loss. The signal then enters a high performance adaptive equalizer designed to overcome inter-symbol interference caused by long cable. The variable gain differential amplifier automatically controls the gain to maintain a constant voltage level output regardless of the input voltage level. In ECL (NRZ) mode, the input signals bypass the adaptive equalizer.

The outputs of the data comparators are connected to the clock recovery circuits. The clock recovery system employs a digital PLL, which uses a reference frequency derived from the clock applied to the CKREFP/N pins.

After the clock and data have been recovered, the data is converted to binary by the CMI to binary decoder. The **CMI Line Code Violation (LCV**) detector will flag code errors while the decoder continues to function normally. The three conditions that will flag a LCV are:

- '0' has a falling transition mid-bit instead of a rising transition
- A high '1' is recovered when it should have been a low '1'
- A low '1' is recovered when it should have been a high '1'

In serial mode, the clock and data are transmitted through the LVPECL drivers. In parallel mode, the data is converted into four bit parallel segments before being transmitted through the CMOS drivers.

#### **Receiver Monitor Mode**

The SCK\_MON pin or MONx register bit puts the receiver in monitor mode and adds 20dB of flat gain to the receive signal before equalization. The SCK\_MON pin controls the monitor mode for both channels simultaneously. Individual monitor mode selection can be done using the MONx register bit. Note that Receiver Monitor Mode is available in CMI mode only.

#### Loss of Signal / Loss of Lock

The 78P2352 includes standards compliant Loss of Signal (LOS) and Loss of Lock (LOL) indicators for the receive signals. During LOS conditions, the receive data outputs are squelched while the receive clock outputs a line rate clock generated from the reference clock input. The LOS indicator is intended for electrical CMI interfaces only.

#### TRANSMITTER OPERATION

The transmitter section generates an analog signal for transmission through either a transformer onto the coaxial cable or directly to a fiber optics module.

The 78P2352 provides a flexible system interface for compatibility with most off-the-shelf framers and custom ASICs. The device supports a 4-bit parallel interface in either slave or master clocking modes and a number of serial NRZ modes.

#### Serial Modes

In Figure 1, serial NRZ data is input to the 78P2352 on the SIDxP/N pins at LVPECL levels. The data is latched in on the rising edge of SICKxP/N. A clock decoupling FIFO is provided to decouple the on chip and off chip clocks. The SICKxP/N clock provided by the framer/mapper IC should be source synchronous with the internal reference transmit clock if the FIFO is to be used. Since both clocks go through different delay paths, it is inevitable that the phase relationship between the two clocks can vary in a bounded manner due to the fact that the absolute delays in the two paths can vary over time. The FIFO is designed to allow long-term clock phase drift not exceeding +/- 25.6ns to be handled without transmit error. If the clock wander exceeds the specified limits, the FIFO will over or under flow, and the FERRx register signal will be asserted. The FIFO is then automatically re-centered. This signal can be used to trigger an interrupt. This interrupt event is cleared when an FRSTx pulse is applied, and the FIFO is re-centered.

If no serial transmit clock is available, as in **Figure 2**, the 78P2352 will recover a clock from the serial NRZ data input and pass the data through the FIFO. In this mode, the NRZ data should be source synchronous with the reference clock applied at CKREFP/N. Each transmitter also includes a Loss of Lock indicator (TXLOL) which can be used to trigger and interrupt. Note that the FIFO is automatically re-centered when the TXLOL register bit transitions from high to low.

**Figure 3** represents the condition where no serial transmit clock is available and the data is <u>not</u> source synchronous to the reference clock input. In this mode, the 78P2352 will recover a clock from the serial plesiochronous data and bypass the FIFO.

Each of the described transmit serial modes can be configured in HW mode and SW mode as shown in the table below:

Serial Mode	HW Con	trol Pins	SW Control Bits		
Serial Wode	SDI_PAR CKMODE		PAR	SMOD[1:0]	
Synchronous clock + data (CDR bypass)	Low	Low	0	0 0	
Synchronous data	Low	Floating	0	1 0	
Plesiochronous data (FIFO bypass)	Low	High	0	0 1	











Figure 3: Plesiochronous; data only (Tx CDR enabled, FIFO bypassed)

#### 78P2352 Dual Channel OC-3/STM1-E/E4 Line Interface Unit

#### Parallel Modes

In parallel modes, 4-bit CMOS data segments are input to the chip with a 38.88MHz clock. These inputs are passed to the 4x8 decoupling FIFO and then to a serializer for transmission. For maximum compatibility, the 78P2352 can operate in both slave and master clock modes as shown in Figures 4, 5 respectively..

Parallel	HW Con	trol Pins	SW Control Bits			
Mode	SDI_PAR	CKMODE	PAR	PMODE		
Slave	High	Low/Float	1	0		
Master	High	High	1	1		







Figure 5: Master Parallel Mode

#### Transmit Driver

When the CMI pin is high, the chip is in CMI mode and a 75 $\Omega$  coaxial cable is used as the transmission medium. In this mode, the CMIxP/N pins connect the chip to the coaxial cable through a transformer and termination resistors. In CMI mode, the transmitter shapes the transmit pulses to meet the appropriate template. Advanced peaking and amplitude controls are also available in both HW and SW modes to accommodate for less than ideal board conditions

When the CMI pin is low, the chip is in ECL (NRZ) mode. The output data signal from the ECLxP/N pins have LVPECL levels and interface directly to a fiber module. The CMI driver, encoder and decoder are disabled in ECL (NRZ) mode.

A 2x line rate clock is also available at the TXCKxP/N pins for downstream synchronization or interfacing to equipment lacking integrated clock recovery.

#### **Clock Synthesizer**

The transmitter clock synthesizer is a low-jitter PLL that generates a 311.04MHz (278.528MHz) clock for the CMI encoder. A synthesized line rate reference clock is also used in both the receive and transmit sides.

#### **POWER-DOWN FUNCTION**

Power-down control is provided to allow the 78P2352 to be shut off. Transmit and receive power-down can be set independently through SW control. Global power-down is achieved by powering down the transmit and receive sections in both channels. Note the serial interface and Configuration Registers are not affected by power-down.

In HW mode, both transmitters can be powered down using the TXPD control pin.

#### LOOPBACK MODES

In SW mode, LLBKx and RLBKx bits are provided to activate the local and remote loopback modes respectively. In HW mode, the LPBKx pins can be used to activate local and remote loopback modes as shown below.

LPBK pin	Loopback Mode
Low	Normal operation
Float	Remote (digital) Loopback: Recovered receive clock and data looped back to transmitter
High	Local (analog) Loopback: Transmit clock and data looped back to receiver



Figure 6: Local (Analog) Loopback





#### **POWER-ON RESET**

Power-On Reset (POR) function is provided on chip. Upon initial power-up, a reset pulse is internally generated. This resets all registers to their default values as well as all state machines within the transceiver to known initial values. The reset signal is also brought out to the POR pin. The POR pin is a special function pin that allows for the following:

- Override the internal POR signal by driving in an external POR signal;
- Use the POR signal to drive other IC's poweron reset;
- Add external capacitor to slow down the release of power-on reset (approximately 8µs per nF added).

The internal resistance of the POR pin is approximately  $5k\Omega$ .

#### SERIAL CONTROL INTERFACE

The serial port controlled register allows a generic controller to interface with the 78P2352. It is used for mode settings, diagnostics and test, retrieval of status and performance information, and for on-chip trimming. The SPSL pin must be high in order to use the serial port.

The serial interface consists of four pins: Serial Port Enable (SEN\_CMI), Serial Clock (SCK\_MON), Serial Data In (SDI\_PAR), and Serial Data Out (SDO\_E4). The SEN\_CMI pin initiates the read and write operations. It can also be used to select a particular device allowing SCK\_MON, SDI\_PAR and SDO\_E4 to be bussed together. SCK\_MON is the clock input that times the data on SDI\_PAR and SDO\_E4. Data on SDI\_PAR is latched in on the rising-edge of SCK\_MON, and data on SDO\_E4 is clocked out using the falling edge of SCK\_MON.

SDI\_PAR is used to insert mode, address, and register data into the chip. Address and Data information are input least significant bit (LSB) first. The mode and address bit assignment and register table are shown in the following section.

SDO\_E4 is a tristate capable output. It is used to output register data during a read operation. SDO\_E4 output is normally high impedance, and is enabled only during the duration when register data is being clocked out. Read data is clocked out least significant bit (LSB) first.

If SDI\_PAR coming out of the micro-controller chip is also tristate capable, SDI\_PAR and SDO\_E4 can be connected together to simplify connections.

The maximum clock frequency for register access is 20MHz.

#### **PROGRAMMABLE INTERRUPTS**

In addition to the receiver LOS and LOL status pins, the 78P2352 provides a programmable interrupt for each transmitter and receiver. In HW control mode, the default functions of each interrupt is as follows:

- INTTXx = Transmit Loss of Lock (TXLOL) or FIFO error (FERR)
- INTRXx = CMI Line Code Violation (CMIERR)

# **REGISTER DESCRIPTION**

**REGISTER ADDRESSING** 

Address Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Port A	ddress		S	Read/ Write		
Assignment	PA[3]	PA[2]	PA[1]	PA[0]	SA[2]	SA[1]	SA[0]	R/W*

#### **REGISTER TABLE**

## a) PA[3:0] = 0 : Global Registers

Sub Addr	Reg. Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	MSCR	Master Control	E4		PAR	CKSL[1]	CKSL[0]			SRST
	(R/W)		<0>		<0>	<x></x>	<x></x>			<0>
1	INTC	Interrupt Control	INPOL		MCERR	MRLOS	MRLOL		MTLOL	MFERR
	(R/W)		<0>		<1>	<0>	<0>		<1>	<1>
2		Reserved								

## b) PA[3:0] = 1, 2 : Port-Specific Registers

Sub Addr	Reg. Name	Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	MDCR (R/W)	Mode Control	PDTX <0>	PDRX <0>	PMODE <x></x>	SMOD[1] <x></x>	SMOD[0] <x></x>	MON <0>		
1	SGCR (R/W)	Signal Control				RLBK <0>	LLBK <0>	RCLKP <0>	TCLKP <0>	FRST <0>
2	ACR1 (R/W)	Advanced Control 1							TPK <0>	DU <0>
3	ACR2 (R/W)	Advanced Control 2						BST[1] <0>	BST[0] <0>	
4	MCR2 (R/W)	Mode Control 2	CMI <1>							
5	STAT (R/C)	Status Monitor			CMIERR <x></x>	RXLOS <x></x>	RXLOL <x></x>		TXLOL <x></x>	FERR <x></x>
6-7		Reserved								

## LEGEND

TYPE	DESCRIPTION	TYPE	DESCRIPTION
R/O	Read only	R/W	Read or Write
R/C	Read and Clear		

# **GLOBAL REGISTERS**

## ADDRESS 0-0: MASTER CONTROL REGISTER

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION
7	E4	R/W	0	Line Rate Selection: Selects the line rate of all channels as well as the input clock frequency at the CKREFP/N pins. 0: OC-3, STS-3, STM-1 (155.52MHz) 1: E4 (139.264MHz)
6		R/W	0	Unused
5	PAR	R/W	0	Serial/Parallel Selection: Selects the interface to the framer. 0: Serial 1: Parallel
4:3	CKSL [1:0]	R/W	Х	Reference Clock Frequency Selection: Selects the reference clock frequency input at CKREFP/N pins. Secondary values correspond to E4 frequencies. Default values depend on the pin selection upon reset. 11: 155.52MHz / 139.264MHz 10: 77.76MHz / NA 00: 19.44MHz / 17.408MHz
2:1		R/W	0	Unused
0	SRST	R/W	0	Register Soft-Reset: When this bit is set, all registers are reset to their default values. This register bit is self-clearing.

# ADDRESS 0-1: INTERRUPT CONTROL REGISTER

This register selects the events that would cause the interrupt pins to be activated. User may set as many bits as required.

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION
				Interrupt Pin Polarity Selection:
7	INPOL	R/W	0	0 : Interrupt output is active-low
				1 : Interrupt output is active-high
6		R/W	0	Reserved
				Receive CMI Code Error Mask (active low):
F	MCERR		4	Gates the respective RXCER register bit to the INTRXx interrupt pin.
5	MCERR	R/W	1	0: Mask
				1: Pass
				Receive Loss of Signal Error Mask (active low):
4	MRLOS	R/W	0	Gates the respective RXLOS register bit to the INTRXx interrupt pin.
			Ũ	0: Mask
				1: Pass
				Receive Loss of Lock Error Mask (active low):
3	MRLOL	R/W	0	Gates the respective RXLOL register bit to the INTRXx interrupt pin. 0: Mask
				1: Pass
2		R/W	0	Unused
				TXLOL Error Mask (active low):
				Gates the TXLOL register bit to the INTTXx interrupt pin.
1	MTLOL	R/W	1	0: Mask
				1: Pass
				FIERR Error Mask (active low):
	MEEDO		R/W 1	Gates the respective FIERR register bit to the INTTXx interrupt pin.
0	MFERR	K/VV		0: Mask
				1: Pass

#### PORT-SPECIFIC REGISTERS

For PA[3:0] = 1-2 = N only. Accessing a register with port address greater than 2 constitutes an invalid command, and the read/write operation will be ignored.

ADDRESS N-0:	MODE CONTRO	L REGISTER
--------------	-------------	------------

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION			
				Transmitter Power-Down:			
7	PDTX	R/W	0	0 : Normal Operation			
				1 : Power-Down			
				Receiver Power-Down:			
6	PDRX	R/W	0	(Setting PDTX and PDRX for both channels will power down the reference clock generator)			
				0 : Normal Operation			
				1 : Power-Down			
				Parallel Mode Interface Selection:			
5	5 PMODE R/W			When PAR=1 (Master Control Regsiter: bit 5), PMODE selects the source of the transmit parallel input clock, either taken from the framer externally or generated internally.			
				0: Parallel clock is taken as an input to the transmitter			
	01/05/41	<b>D</b> 44/		1: Parallel clock is given as an output from the transmitter			
4	SMOD[1]	R/W	Х	Serial Mode Interface Selection:			
3	SMOD[0]	R/W	x	<ul> <li>When PAR=0 (Master Control Regsiter: bit 5), SMOD[1:0] configures the transmitter's system interface.</li> <li><u>SMOD[1] SMOD[0]</u></li> <li>0 0 Synchronous clock and data are passed through a FIFO. The CDR is bypassed.</li> <li>1 0 Synchronous data is passed through the CDR and then through the FIFO.</li> <li>0 1 Plesiochronous data is passed through the CDR to recover a clock, but the FIFO is bypassed because the data is not synchronous with the reference clock.</li> <li>1 1 1 Loop Timing Mode Enable: The recovered receive clock is used as the reference for the transmit section. The transmit data is passed through the CDR, but the FIFO is bypassed.</li> </ul>			
2	MON	R/W	0	<ul> <li>Receive Monitor Mode Enable:</li> <li>0: Normal Operation</li> <li>1: Adds 20dB of flat gain to the receive signal before equalization</li> <li><u>NOTE</u>: Monitor mode is only available in CMI mode.</li> </ul>			
1		R/W	0	Reserved			
0		R/W	1	Reserved			

# ADDRESS N-1: SIGNAL CONTROL REGISTER

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION		
7:5		R/W	0	Reserved		
4	RLBK	R/W	0	Loopback Selection:		
3	LLBK	R/W	0	RLBK       LLBK         0       0       Normal operation         1       0       Remote Loopback Enable: Recovered receive data and clock are looped back to the transmitter for retransmission. Valid for both parallel and serial modes.         0       1       Local Loopback Enable: The serial transmit data is looped back and used as the input to the receiver.		
2	RCLKP	R/W	0	Receive Clock Inversion Select: This bit will invert the receive output clock. 0: Normal 1: Invert		
1	TCLKP	R/W	0	Transmit Clock Inversion Select: This bit will invert the transmit input system clock. 0: Normal 1: Invert		
0	FRST	R/W	0	FIFO Reset: 0: Normal operation 1: Reset FIFO pointers to default locations.		

## ADDRESS N-2: ADVANCED CONTROL REGISTER 1

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION
7:2		R/W	0	Reserved
1	TPK	R/W	0	Transmit Driver Peaking Enable: TBD
0	DU	R/W	0	Transmit Driver Reverse Peaking Enable: TBD

## ADDRESS N-3: ADVANCED CONTROL REGISTER 2

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION
7:3		R/W	10101	Reserved
2:1	BST[1:0]	R/W	00	Transmit Driver Amplitude Boost: TBD
0		R/W	0	Reserved

#### DFLT BIT NAME TYPE DESCRIPTION VALUE Line Interface Mode Selection: 7 CMI R/W 1 0: Optical (LVPECL) 1: Coaxial cable (CMI encoded) R/W 0 Reserved 6:0 --

## ADDRESS N-4: MODE CONTROL REGISTER 2

## ADDRESS N-5: STATUS MONITOR REGISTER

BIT	NAME	TYPE	DFLT VALUE	DESCRIPTION
7		R/C	Х	Unused
6		R/C	Х	Reserved
5	CMIERR	R/C	х	Receive CMI Coding Error Indication: This bit is set when the recovered receive CMI data is incorrectly coded. 0: Normal operation 1: CMI code error detected
4	RXLOS	R/C	х	Loss of Signal Indication: 0: Normal operation 1: Loss of signal condition detected <u>NOTE</u> : RXLOS is intended for CMI mode only.
3	RXLOL	R/C	х	<ul> <li>Receive Loss of Lock Indication:</li> <li>0: Normal operation</li> <li>1: Recovered receive clock frequency differs from the reference by more than +/- 1000ppm.</li> </ul>
2		R/C	Х	Unused
1	TXLOL	R/C	x	Transmit Loss of Lock Indication: 0: Normal operation 1: Transmit CDR unlocked
0	FERR	R/C	x	Transmit FIFO Error Indication: This bit is set whenever the internal FERR signal is asserted, indicating that the FIFO is operating at its depth limit. It is reset to 0 when the FRST pin is asserted. 0: Normal operation 1: Transmit FIFO phase error

# **PIN DESCRIPTION**

## LEGEND

TYPE	DESCRIPTION	TYPE	DESCRIPTION
А	Analog Pin	PO	LVPECL-Compatible Differential Output
-	(Tie unused pins to ground)		(Tie unused pins to supply)
СІТ	3-State CMOS Digital Input	со	CMOS Digital Output
CIT		0	(Leave unused pins floating)
CI	CMOS Digital Input	COZ	CMOS Tristate Digital Output
CI	(Tie unused pins to ground)		(Leave unused pins floating)
CIU	CMOS Digital Input w/ Pull-up	PI	LVPECL-Compatible Differential Input
010			(Tie unused pins to ground)
CID	CMOS Digital Input w/ Pull-down	s	Supply
CID		5	Suppry
CIS	CMOS Schmitt Trigger Input	G	Ground
013	(Tie unused pins to ground)	9	Glouina

## TRANSMITTER PINS

NAME	PIN	TYPE	DESCRIPTION	
PIx0D PIx1D PIx2D PIx3D	31, 66 32, 65 33, 64 34, 63	CI	Transmit Data Parallel Input: The four bit CMOS parallel inputs are latched in on the rising edge of the transmit parallel input clock. MSB of the data is transmitted first.	
PIxCK	30, 67	CI	Transmit Parallel Clock Input: A 38.88MHz CMOS clock input that should be source synchronous with the reference clock supplied at the CKREFP/N pins.	
PTOxCK	35, 62	со	Transmit Parallel Clock Output: A 38.88MHz CMOS clock output that is intended to latch in synchronous parallel data.	
SIxDP SIxDN	10, 87 11, 86	PI	Transmit Serial Data Input: This differential input is clocked in on the rising edge of the transmit serial input clock. If source synchronous with the reference clock, this data can be input to a FIFO, otherwise the clock and data can be transmitted directly. A CDR can be multiplexed in to the transmit path if no serial clock is available.	
SIxCKP SIxCKN	7, 90 8, 89	PI	Transmit Serial Clock Input: A 155.52MHz synchronous differential input clock used to clock in the serial data	
CMIxP CMIxN	121, 104 122, 103	A	Transmit Serial CMI Data Output: A CMI encoded data signal conforming to the relevant pulse templates	
TXxCKP TXxCKN	124, 101 125, 100	PO	Transmit Serial Clock Output: A 2x line rate LVPECL clock output used to clock out the transmit data	
ECLxP ECLxN	127, 98 128, 97	PO	Transmit Serial LVPECL Data Output: Transmit NRZ data	

# PIN DESCRIPTION (CONTINUED)

## **RECEIVER PINS**

NAME	PIN	TYPE	DESCRIPTION
POx0D	46, 51		Receive Data Parallel Output:
POx1D	45, 52	со	The four bit CMOS parallel outputs are clocked out on the falling edge of the
POx2D	42, 55	00	receive parallel output clock. The MSB of the output is received first.
POx3D	41, 56		
			Receive Parallel Clock Output:
POxCK	38, 59	со	A 38.88MHz CMOS clock output generated by dividing down the recovered receive clock. The output is multiplexed in from the divided down reference clock whenever LOSx is high.
SOxDP	28, 69	DO	Receive Serial Data Output:
SOxDN	29, 68	PO	Recovered receive serial data
SOxCKP	25, 72		Receive Serial Clock Output:
SOxCKN	26, 71	PO	Recovered receive serial clock
	119 107	A/	Receive Serial CMI or LVPECL Input:
RXxP RXxN	118, 107 119, 106	PI	The input signal is either transformer coupled for CMI data or at LVPECL levels for NRZ data

## **REFERENCE AND STATUS PINS**

NAME	PIN	TYPE	DESCRIPTION
CKREFP CKREFN	111 110	PI	Reference Clock Input: A differential 139.264MHz, 155.52MHz differential clock input at CKREFP/N or a single-ended 17.408MHz, 19.44MHz, 77.78MHz CMOS clock input at CKREFP (tie CKREFN to ground when unused). All reference clocks are +/- 20ppm.
LOS1 LOS2	80 19	со	Loss of Signal: Standards compliant loss of signal indicator. To be used for electrical CMI interfaces only.
LOL1 LOL2	79 20	со	Loss of Lock: This condition is met when the recovered clock frequency differs from the reference clock frequency by more than +/- 1000ppm.
INTTX! INTTX@	88 9	со	Transmitter Fault Interrupt Flag (active low): When a transmitter error event occurs (as defined in the Interrupt Control Register Description), the INTTXx pin will change state to indicate an interrupt. The interrupt is cleared by a read to the STAT Register or issue of a FRSTx FIFO reset pulse if the FIERRx signal caused the interrupt. The default interrupt condition is a loss of lock in the transmitter CDR.
INTRX! INTRX@	70 27	со	Receiver Fault Interrupt Flag (active low): When a receiver error event occurs (as defined in the Interrupt Control Register Description), the INTRXx pin will change state to indicate an interrupt. The interrupt is cleared by a read to the STAT Register. The default interrupt condition is a CMI line code violation.
POR	83	A	Power-On Reset (active low): See Power-On Reset description on use of this pin.

# PIN DESCRIPTION (CONTINUED)

# CONTROL PINS

NAME	PIN	TYPE	DESCRIPTION
			FIFO Phase-Initialization Control:
FRST	78	СІТ	Should normally be floating. When asserted, the transmit FIFO pointers are reset to the respective "centered" states. Also resets the FIERR interrupt bit. De-assertion edge of FRSTx will resume FIFO operation.
			Low: Channel 1 FRST assertion
			<u>Float</u> : Normal
			<u>High</u> : Channel 2 FRST assertion
			Loopback Selection:
			Low: Normal operation
LPBKx	17, 18	СІТ	<ul> <li><u>Float</u>: Remote Loopback Enable: Recovered receive data and clock are looped back to the transmitter for retransmission.</li> </ul>
			<ul> <li><u>High</u>: Local Loopback Enable: The serial transmit data is looped back and used as the input to the receiver.</li> </ul>
			Clock Mode Selection: Selects the method of inputting transmit data into the chip.
			In PARALLEL mode (SDI_PAR high):
	15		Low/Float: Parallel transmit clock is input to the 78P2352
			<u>High</u> : Parallel transmit clock is output from the 78P2352
CKMODE		CIT	In SERIAL mode (SDI_PAR low):
			<ul> <li><u>Low</u>: Reference clock is synchronous to transmit clock and data. Data is passed through a FIFO</li> </ul>
			<ul> <li><u>Float</u>: Reference clock is synchronous to transmit data. Clock is recovered with a CDR and data is passed through a FIFO</li> </ul>
			<ul> <li><u>High</u>: Reference clock is plesiochronous to transmit data. Clock is recovered with a CDR and the FIFO is bypassed</li> </ul>
	1	СІТ	CMI Driver Peaking Control:
TXOUT1	I	CIT	Functionality TBD. Should be floating for normal operation
ΤΧΟυΤΟ	2	СІТ	CMI Driver Amplitude Control:
120010	2	CIT	Functionality TBD. Should be tied low for normal operation
TXPD	14	CID	Transmitter Power Down:
IAFD	14	CID	When high, powers down the transmitter on both channels.
SPSL	77	CID	Serial Port Selection:
3F3L			When high, chip is controlled through the serial port.
CKSL	81	СІТ	Reference Clock Frequency Selection: Selects the reference frequency that is supplied at the CKREFP/N pins. Its level is read in only at power-up or on the rising edge of a reset signal at the POR pin.
			• <u>Low</u> : 19.44MHz or 17.408MHz
			• <u>Float</u> : 77.76MHz
			• <u>High</u> : 155.52MHz or 139.264MHz

## PIN DESCRIPTION (CONTINUED)

## SERIAL-PORT PINS

NAME	PIN	TYPE	DESCRIPTION
SEN_CMI	95	CI	<ul> <li>[SPSL=1] Serial-Port Enable:         <ul> <li>High during read and write operations. Low disables the serial port. While SEN is low, SDO remains in high impedance state, and SDI and SCK activities are ignored.</li> <li>[SPSL=0] Medium Select:                 <ul> <li>Low: ECL (NRZ) mode</li> <li>Float: CMI mode (input/output polarity inverted)</li> <li>High: CMI mode (normal input/output)</li></ul></li></ul></li></ul>
SCK_MON	96	CIS	<ul> <li>[SPSL=1] Serial Clock: Controls the timing of SDI and SDO.</li> <li>[SPSL=0] Receive Monitor Mode Enable: When high, adds 20dB of flat gain to the incoming signal before equalization.</li> <li><u>NOTE</u>: Channel specific monitor modes can only be enabled through the serial port. Rx Monitor Mode is only available in CMI mode</li> </ul>
SDI_PAR	94	CI	<ul> <li>[SPSL=1] Serial Data Input: Inputs mode and address information. Also inputs register data during a Write operation. Both address and data are input least significant bit first.</li> <li>[SPSL=0] Data Width Select: Selects 4 bit parallel (input high) or serial mode (input low)</li> </ul>
SDO_E4	93	COZ/ CI	<ul> <li>[SPSL=1] Serial Data Output:</li> <li>Outputs register information during a Read operation. Data is output least significant bit first</li> <li>[SPSL=0] Rate Select:</li> <li>Selects E4 operation (input high) or STM1/STS3 operation (input low)</li> </ul>

#### POWER AND GROUND PINS

It is recommended that all supply pins be connected to a single power supply plane and all ground pins be connected to a single ground plane.

NAME	PIN	TYPE	DESCRIPTION
VCC	5, 12, 21, 74, 85, 92, 99, 105, 109, 116, 120, 126	S	Power Supply
VDD	23, 37, 40, 44, 48, 49, 53, 57, 60	S	CMOS Driver Supply
GND	6, 13, 16, 22, 73, 82, 84, 91, 102, 108, 112, 113, 114, 115, 117, 123	G	Ground
VSS	24, 36, 39, 43, 47, 50, 54, 58, 61	G	CMOS Driver Ground

# **ELECTRICAL SPECIFICATIONS**

#### ABSOLUTE MAXIMUM RATINGS

Operation beyond these limits may permanently damage the device.

PARAMETER	RATING
Supply Voltage (Vdd)	-0.5 to 4.0 VDC
Storage Temperature	-65 to 150 °C
Junction Temperature	-40 to 125 °C
Theta-JA ( $\theta_{JA}$ ) – Still Air	50 °C/W
Pin Voltage (CMIxP,CMIxN)	Vdd + 1.5 VDC
Pin Voltage (all other pins)	-0.3 to (Vdd+0.6) VDC
Pin Current	±100 mA

#### **RECOMMENDED OPERATING CONDITIONS**

Unless otherwise noted all specifications are valid over these temperatures and supply voltage ranges.

PARAMETER	RATING
DC Voltage Supply (Vdd)	3.15 to 3.45 VDC
Ambient Operating Temperature	-40 to 85°C

#### DC CHARACTERISTICS:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Supply Current (including transmitter current through transformer)	ldd	VP = 3.3V STM-1 mode CMI mode Max. cable length		TBD		mA
Supply Current	ldde	VP=3.3V STM-1 mode NRZ (optical) mode		TBD		mA
Supply Current	lddr	VP = 3.3V Transmitter disabled STM-1 mode CMI mode Max. cable length		TBD		mA
Supply Current per Port (including transmitter current through transformer)	lddx	VP = 3.3V STM-1 mode CMI mode Max. cable length		TBD		mA

#### ANALOG PINS CHARACTERISTICS:

The following table is provided for informative purpose only. Not tested in production.

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
RXxP and RXxN Common-Mode Bias Voltage	Vblin	Ground Reference		2.1		V
RXxP and RXxN Differential Input Impedance	Rilin			10		kΩ
Analog Input/Output Capacitance	Cin			8		pF

## DIGITAL I/O CHARACTERISTICS:

Pins of type CI, CIU, CID:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Input Voltage Low	Vil				0.8	V
Input Voltage High	Vih		2.0			V
Input Current	lil, lih			0		μA
Pull-up Resistance	Rpu	Type CIU only		70		kΩ
Pull-down Resistance	Rpd	Type CID only		58		kΩ
Input Capacitance	Cin			8		pF

Pins of type CIS:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Low-to-High Threshold	Vt+			1.5		V
High-to-Low Threshold	Vt-			0.9		V
Input Current	lil, lih			0		μA
Input Capacitance	Cin			8		pF

Pins of type CO and COZ:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Output Voltage Low	Vol	lol = 8mA			0.4	V
Output Voltage High	Voh	loh = -8mA	2.4			V
Output Transition Time	Tt	C∟ = 20pF			4	ns
Tri-state Output Leakage Current	lz	Type COZ only		0		μA

Pins of type PO:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Output Voltage Low	Vol	Vdd referenced		-1.4		V
Output Voltage High	Voh	Vdd referenced		-0.9		V
Rise Time	Tr			1		ns
Fall Time	Tf			1		ns

## 78P2352 Dual Channel OC-3/STM1-E/E4 Line Interface Unit

## ELECTRICAL SPECIFICATIONS (continued)

# SERIAL-PORT TIMING CHARACTERISTICS:

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNIT
SDI to SCK setup time	tsu		2			ns
SDI to SCK hold time	th		2			ns
SCK to SDO propagation delay	tprop				3	ns



Figure 8: Read Operation



Figure 9: Write Operation

## TRANSMITTER TIMING CHARACTERISTICS:

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Clock Duty Cycle	TTCF/TTC			50		%
Transition Time	TTCT	10%-90%		1		ns
Setup Time	TPS	Parallel mode	4			ns
Hold Time	TPH	Parallel mode	4			ns
Setup Time	TSS	Serial mode	1			ns
Hold Time	TSH	Serial mode	1			ns

# TIMING DIAGRAM: Transmitter Waveforms



## **REFERENCE CLOCK CHARACTERISTICS:**

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
CKREF Duty Cycle			40		60	%
CKREF Frequency Stability		w.r.t. line-rate frequency	-20		+20	ppm

## **RECEIVER TIMING CHARACTERISTICS:**

PARAMETER	SYMBOL	CONDITIONS	MIN	NOM	MAX	UNIT
Transition Time	TRCT			1		ns
Receive Clock Duty Cycle	TRCF/TRC			50		%
Clock to Q	RSCQ	Serial mode		0.6		ns
Clock to Q	RPCQ	Parallel mode		0.6		ns

## TIMING DIAGRAM: Receive Waveforms



## TRANSMITTER SPECIFICATIONS FOR CMI INTERFACE

Bit Rate: 139.264Mbit/s  $\pm$  15ppm or 155.52Mbits/s  $\pm$  20ppm Code: coded mark inversion (CMI) Relevant Specification: ITU-T G.703

With the coaxial output port driving a  $75\Omega$  load, the output pulses conform to the templates in Figures 10, 11, 12, and 13. These specifications are tested during production test.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Peak-to-peak Output Voltage	Template, steady state	0.9		1.1	V
Rise/ Fall Time	10-90%			2	ns
Transition Timing Tolerance	Negative Transitions	-0.1		0.1	ns
	Positive Transitions at Interval Boundaries	-0.5		0.5	ns
	Positive Transitions at mid- interval	-0.35		0.35	ns

The following specifications are not tested during production test. They are included for information only. Note that the return loss depends on the board layout and the particular transformer used.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Return Loss	7MHz to 240MHz	15			dB



Note 1 – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed ±0.05V. This may be checked by removing the input signal again and verifying that the trace lies with ±0.05V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.

Figure 10 – Mask of a Pulse corresponding to a binary Zero in E4 mode



Note 1 – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed ±0.05V. This may be checked by removing the input signal again and verifying that the trace lies with ±0.05V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.

Note 5 –The inverse pulse will have the same characteristics, noting that the timing tolerance at the level of the negative and positive transitions are  $\pm$  0.1ns and  $\pm$ 0.5ns respectively.

Figure 11 – Mask of a Pulse corresponding to a binary One in E4 mode.



Note 1 – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed ±0.05V. This may be checked by removing the input signal again and verifying that the trace lies with ±0.05V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.





Note 1 – The maximum "steady state" amplitude should not exceed the 0.55V limit. Overshoots and other transients are permitted to fall into the shaded area bounded by the amplitude levels 0.55V and 0.6V, provided that they do not exceed the steady state level by more than 0.05V.

Note 2 – For all measurements using these masks, the signal should be AC coupled, using a capacitor of not less than 0.01  $\mu$ F, to the input of the oscilloscope used for measurements. The nominal zero level for both masks should be aligned with the oscilloscope trace with no input signal. With the signal then applied, the vertical position of the trace can be adjusted with the objective of meeting the limits of the masks. Any such adjustment should be the same for both masks and should not exceed ±0.05V. This may be checked by removing the input signal again and verifying that the trace lies with ±0.05V of the nominal zero level of the masks.

Note 3 – Each pulse in a coded pulse sequence should meet the limits of the relevant mask, irrespective of the state of the preceding or succeeding pulses, with both pulse masks fixed in the same relation to a common timing reference, i.e. with their nominal start and finish edges coincident. The masks allow for HF jitter caused by intersymbol interference in the output stage, but not for jitter present in the timing signal associated with the source of the interface signal. When using an oscilloscope technique to determine pulse compliance with the mask, it is important that successive traces of the pulses overlay in order to suppress the effects of low frequency jitter. This can be accomplished by several techniques [e.g. a) triggering the oscilloscope on the measured waveform or b) providing both the oscilloscope and the pulse output circuits with the same clock signal].

Note 4 – For the purpose of these masks, the rise time and decay time should be measured between –0.4V and 0.4V, and should not exceed 2ns.

Note 5 –The inverse pulse will have the same characteristics, noting that the timing tolerance at the level of the negative and positive transitions are  $\pm$  0.1ns and  $\pm$ 0.5ns respectively.

#### TRANSMITTER OUTPUT JITTER

The transmit jitter specification ensures compliance with ITU-T G.813, G.823, G.825 and G.958; ANSI T1.102-1993 and T1.105.03-1994; and GR-253-CORE for all supported rates. Transmit output jitter is not tested during production test.



PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Transmitter Output Jitter	CMI Mode; 200 Hz to 3.5 MHz, measured with respect to CKREF for 60s			0.075	Ulpp
	NRZ (optical) Mode; 12 kHz to 1.3 MHz, measured with respect to CKREF			0.01	UIrms

PARAMETER	CONDITION	MIN	ТҮР	MAX	UNIT
Peak Differential Input Amplitude, RXxP and RXxN	CMI mode; MON=0		500		mVpk
Peak Differential Input Amplitude, RXxP and RXxN	CMI mode; MON=1		50		mVpk
Flat-loss Tolerance	CMI mode; MON=0 All valid cable lengths.		2		dB
Receive Clock Jitter	STM-1 mode; CMI mode with maximum cable a) Normal receive mode b) Remote loopback mode			0.1 0.07	Ulpp Ulpp

#### **RECEIVER (Transformer-coupled)**

#### **RECEIVER SPECIFICATIONS FOR CMI INTERFACE**

The input signal is assumed compliant with ITU-T G.703 and can be attenuated by the dispersive loss of a cable. The minimum cable loss is 0dB and the maximum is -12dB at 70MHz.

The "Worst Case" line corresponds to the ITU-T G.703 recommendation. The "Typical" line corresponds to a typical installation referred to in ANSI T1.102-1993. The receiver is tested using the cable model. It is a lumped element approximation of the "Worst Case" line.



Figure 14: Typical and worst-case Cable attenuation

#### **RECEIVER JITTER TOLERANCE**

The 78P2352 is compliant with all relevant jitter tolerance specifications shown in Figures 15, 16. STS-3/OC-3 jitter tolerance specifications are in ANSI T1.105.03-1994 and Telcordia GR-253-CORE. STM-1 (optical) jitter tolerance specifications are in ITU-T G.813, G.825, and G.958. STM-1e (electrical) jitter tolerance specifications are in ITU-T G.825. E4 specifications are found in ITU-T G.823. Receive jitter tolerance is not tested during production test.



Figure 15: Jitter Tolerance - electrical (CMI) interfaces

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
E4 Jitter Tolerance	200Hz to 500Hz	1.5			
	10kHz to 3.5MHz	0.075			
	10Hz to 19.3Hz	38.9			Ulpp
STM-1e Jitter Tolerance	68.7Hz to 6.5kHz	1.5			
	65kHz to 1.3MHz	0.15			



Figure 16: Jitter Tolerance - optical (NRZ) interfaces

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
OC-3/STS-3/STM-1 (optical) Jitter Tolerance	10Hz to 19.3Hz 68.7Hz to 6.5kHz 65kHz to 1.3MHz	38.9 1.5 0.15			Ulpp

#### **RECEIVER JITTER TRANSFER FUNCTION**

The receiver clock recovery loop filter characteristics such that the receiver has the following transfer function. The corner frequency of the PLL is approximately 120 kHz. Receiver jitter transfer function is not tested during production test.



Figure 17: Jitter Transfer

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Receiver Jitter transfer function	below 120 kHz			0.1	dB
Jitter transfer function roll-off			20		dB per decade

#### **CMI Mode Loss of Signal Condition**



Level below Nominal

#### NOTES

- 1 The signal level P is (maximum cable loss +3) dB below nominal.
- 2 The signal level Q is greater than the maximum expected cross-talk level.

# **APPLICATION INFORMATION**

# EXTERNAL COMPONENTS:

COMPONENT	PIN(S)	VALUE	UNITS	TOLERANCE
Receiver Termination Resistor	RXxP RXxN	75	Ω	1%
Transmitter Termination Resistor	CMIxP CMIxN	75	Ω	1%

## TRANSFORMER SPECIFICATIONS:

COMPONENT	VALUE	UNITS	TOLERANCE
Turns Ratio for the Receiver		1:1	
Turns Ratio for the Transmitter (center-tapped)		1:1	

Suggested Manufacturer: Pulse, MiniCircuits

## **RECOMMENDED LVPECL TERMINATIONS:**



Figure 18: Differential LVPECL Inputs



Figure 19: Differential LVPECL Outputs

# **MECHANICAL SPECIFICATIONS**



128-pin TQFP (JEDEC LQFP)

## **PACKAGE INFORMATION**

(Top View)



Target Datasheet: This Target Datasheet is proprietary to TDK Semiconductor Corporation (TSC) and sets forth design goals for the described product. The data sheet is subject to change. TSC assumes no obligation regarding future manufacture, unless agreed to in writing.

If and when manufactured and sold, this product is sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement and limitation of liability. TDK Semiconductor Corporation (TSC) reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that a data sheet is current before placing orders. TSC assumes no liability for applications assistance.

TDK Semiconductor Corp., 2642 Michelle Dr., Tustin, CA 92780 TEL (714) 508-8800, FAX (714) 508-8877, http://www.tdksemiconductor.com

© 2003 TDK Semiconductor Corporation

Revison History		
February 13, 2003: Initial customer release		
March 25, 2003: Modified pinout (pins 73-76); Added conditions for LCV; Added thermal data; Updated Jitter Specs		
N		