MEMORY

CMOS 4 M × 1 BIT FAST PAGE MODE DYNAMIC RAM

MB814100C-60/-70

CMOS 4,194,304 × 1 bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814100C is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a ×1 configuration. The MB814100C features a "fast page" mode of operation whereby high-speed random access of up to 2,048-bits of data within the same row can be selected. The MB814100C DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814100C is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814100C is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814100C are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Param	neter	MB814100C-60 MB814100C-			
RAS Access Time		60 ns max.	70 ns max.		
CAS Access Time		15 ns max.	20 ns max.		
Address Access Time		30 ns max.	35 ns max.		
Randam Cycle Time		110 ns min.	125 ns min.		
Fast Page Mode Cycle Tim	le	40 ns min.	45 ns min.		
Low power Dissipation	Operating current	336 mW max.	297 mW max.		
Low power Dissipation	Standby current	11 mW max. (TTL level)/5.5	mW max. (CMOS level)		

- 4,194,304 words × 1 bit organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- All input and output areTTL compatible
- 1024 refresh cycles every 16.4 ms

- Common I/O capability by using early write
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7	V
Voltage of Vcc supply relative to Vss	Vcc	−0.5 to +7	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE






■ CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$


Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A ₀ toA ₁₀ , D _{IN}	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	_	7	pF
Output Capacitance, Douт	Соит	_	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
Din	Data Input.
D оит	Data Output.
WE	Write Enable.
RAS	Row address strobe.
N.C	No connection.
A ₀ to A ₁₀	Address inputs.
Vcc	+5 volt power supply.
CAS	Column address strobe.
Vss	Circuit ground.





■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp
Supply Voltage	4	Vcc	4.5	5.0	5.5	\/	
Supply voltage	1	Vss	0	0	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Input High Voltage, all inputs	1	Vıн	2.4	_	6.5	V	0°C to +70°C
Input Low Voltage, all inputs*	1	VıL	-0.3	_	0.8	V	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits (A_0 - A_{10}) are available, the column and row inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 5. First, eleven row address bits are applied on pins A_0 -through- A_{10} and latched with the row address strobe (\overline{RAS}) then, eleven column address bits are applied and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min)+ t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways--an early write cycle and a read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by $\overline{\text{CAS}}$ and the setup/hold times are referenced to $\overline{\text{CAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{CAS}}$. In a delayed write or a read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{CAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of \overline{RAS} when $tractor{RCD}$ (max) is satisfied.

tcac: from the falling edge of \overline{CAS} when tred is greater than tred (max).

taa: from column address input when trad is greater than trad (max).

The data remains valid until either $\overline{\text{CAS}}$ returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 2,048-bits can be accessed and, when multiple MB814100As are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

(,				
Paramete	\r	Notes	Symbol	Conditions		Values		Unit
r ai ailietei Notes			Зуппоот	Conditions	Min.	Тур.	Max.	Unit
Output high voltage		1	Vон	Iон = −5 mA	2.4			V
Output low voltage		1	Vol	IoL = 4.2 mA	_	_	0.4	V
Input leakage current (any input)			lı(L)	$0 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V};$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V};$ Vss = 0 V; All other pins not under test = 0 V	-10	_	10	μА
Output leakage current			I _{O(L)}	0 V ≤ V _{OUT} ≤ 5.5 V; Data out disabled	-10	_	10	
Operating current		MB814100C-60		RAS & CAS cycling;			61	
(Average Power supply current)	2	MB814100C-70	Icc ₁	trc = min	_	_	54	mA
Standby current		TTL level		RAS = CAS = VIH		_	2.0	
(Power supply current)		CMOS level	Icc2	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$			1.0	mA
Refresh current#1		MB814100C-60		CAS = V _{IH} , RAS cycling;			61	
(Average power supply current)	2	MB814100C-70	Іссз	t _{RC} = min		_	54	mA
Fast Page Mode		MB814100C-60	I _{CC4}	RAS = V _{IL} , CAS cycling;			41	mA
current	2	MB814100C-70	ICC4	tec = min	_		37	IIIA
Refresh current#2		MB814100C-60 MB814100C-70		RAS cycling;		_	49	
(Average power supply current)	2			CAS-before-RAS; trc = min	_		44	mA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

NI -	Barrary dam Nat	0	MB814	100C-60	MB814	100C-70	11
No.	Parameter Note	es Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh	tref	_	16.4	_	16.4	ms
2	Random Read/Write Cycle Time	trc	110	_	125	_	ns
3	Read-Modify-Write Cycle Time	trwc	130	_	148	_	ns
4	Access Time from RAS 6, 9	trac	_	60	_	70	ns
5	Access Time from CAS 7, 9	tcac	_	15	_	20	ns
6	Column Address Access Time 8, 9	e taa	_	30	_	35	ns
7	Output Hold Time	tон	0	_	0	_	ns
8	Output Buffer Turn On Delay Time	ton	0	_	0	_	ns
9	Output Buffer Turn off Delay Time] toff	_	15	_	15	ns
10	Transition Time	t⊤	2	50	2	50	ns
11	RAS Precharge Time	t RP	40	_	45	_	ns
12	RAS Pulse Width	tras	60	100000	70	100000	ns
13	RAS Hold Time	t rsh	15	_	20	_	ns
14	CAS to RAS Precharge Time	t CRP	0	_	0	_	ns
15	RAS to CAS Delay Time 11, 1	12 trcd	20	45	20	50	ns
16	CAS Pulse Width	tcas	15	10000	20	10000	ns
17	CAS Hold Time	tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal) 17] tcpn	10	_	10	_	ns
19	Row Address Set Up Time	tasr	0	_	0	_	ns
20	Row Address Hold Time	t rah	10	_	10	_	ns
21	Column Address Set Up Time	tasc	0	_	0	_	ns
22	Column Address Hold Time	t cah	12	_	12	_	ns
23	RAS to Column Address Delay Time] trad	15	30	15	35	ns
24	Column Address to RAS Lead Time	t ral	30	_	35	_	ns
25	Column Address to CAS Lead Time	t CAL	30	_	35	_	ns
26	Read Command Set Up Time	trcs	0	_	0	_	ns
27	Read Command Hold Time Referenced to RAS] trrh	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS] trch	0	_	0	_	ns

■ AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

Na	Donomotor Notes	Cumbal	MB814	100C-60	MB814	100C-70	I Imia
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	- Unit
29	Write Command Set Up Time 15	twcs	0	_	0	_	ns
30	Write Command Hold Time	t wcH	10	_	10	_	ns
31	WE Pulse Width	t wp	10	_	10	_	ns
32	Write Command to RAS Lead Time	t RWL	15	_	18	_	ns
33	Write Command to CAS Lead Time	t cwL	15	_	18	_	ns
34	DIN Set Up Time	tos	0	_	0	_	ns
35	DIN Hold Time	t DH	10	_	10	_	ns
36	RAS to WE Delay Time 15	t RWD	60	_	70	_	ns
37	CAS to WE Delay Time 15	tcwd	15	_	20	_	ns
38	Column Address to WE Delay Time	t awd	30	_	35	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	5	_	5	_	ns
40	CAS Set Up Time for CAS-before-RAS Refresh	t csr	0	_	0	_	ns
41	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	t chr	10	_	10	_	ns
42	WE SetUp Time from RAS 18	t wsR	0	_	0		ns
43	WE Hold Time from RAS [18]	t whr	10	_	10	_	ns
51	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45	_	ns
52	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	60	_	68	_	ns
53	Access Time from CAS Precharge 9, 16	t CPA	_	35	_	40	ns
54	Fast Page Mode CAS Precharge Time	t cp	10	_	10	_	ns
55	Fast Page Mode RAS Pulse width	t rasp	_	200000	_	200000	ns
56	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
57	Fast Page Mode CAS Precharge to WE Delay Time	t cpwd	35	_	40	_	ns

Notes:1. Referenced to Vss.

- 2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc4 is specified at one time of address change during one Page Cycle.
- 3. An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μs is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- AC characteristics assume t_T = 5 ns.
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max)
- 6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended values shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If $trcp \ge trcp$ (max), $trap \ge trap$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- 8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- 10. toff is specified that output buffer change to high impedance state.
- 11. Operation within the trod (max) limit ensures that trac (max) can be met. trod (max) is specified as a reference point only; if trod is greater than the specified trod (max) limit, access time is controlled exclusively by trac or trad.
- 12. t_{RCD} (min) = t_{RAH} (min)+ $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs, tcwd, trwd and tawd are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), and tawd ≥ tawd (min), the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be executed by satisfying trwL, tcwL, tcaL and traL specifications
- 16. tcpA is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpA is longer than tcpA (max).
- 17. Assumes that CAS-before-RAS refresh.
- 18. Assumes that Test mode function.





■ FUNCTIONAL TRUTH TABLE


Operation Mode	CI	ock Inp	ut	Addres	s Input	Da	ata	Refresh	Note
Operation wode	RAS	CAS	WE	Row	Column	Input	Output	Kellesii	Note
Standby	Н	Н	Х	_	_	_	High-Z	_	
Read Cycle	L	L	Н	Valid	Valid	_	Valid	Yes*1	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes*1	twcs ≥ twcs (min)
Read-Modify-Write Cycle	L	L	$H \rightarrow L$	Valid	Valid	$X \rightarrow Valid$	Valid	Yes*1	tcwp ≥ tcwp (min)
RAS-only Refresh Cycle	L	Н	Х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	Н	_	_	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	$H \rightarrow L$	L	Н	_	_	_	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	_	_	_	High-Z	Yes	$t_{CSR} \ge t_{CSR} \text{ (min)}$ $t_{WSR} \ge t_{WSR} \text{ (min)}$
Test mode set cycle (Hidden)	$H \rightarrow L$	L	L	_	_	_	Valid	Yes	$t_{CSR} \ge t_{CSR} \text{ (min)}$ $t_{WSR} \ge t_{WSR} \text{ (min)}$


Note: X: "H" or "L"

^{*1:} It is impossible in Fast Page Mode.











DESCRIPTION


The fast page mode read cycle is executed after normal cycle with holding \overline{RAS} "L", applying column address and \overline{CAS} , and keeping \overline{WE} "H". Once an address is selected normally using the \overline{RAS} and \overline{CAS} , other addresses in the same row can be selected by only changing the column address and applying the \overline{CAS} . During fast page mode, the access time is tcac, taa, or tcpa, whichever occurs later Any of the 2048 bits belonging to each row can be accessed.






The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 16.4 ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814100C has theree types of refresh modes, RAS-only refresh, CAS-before-RAS refresh, and Hidden refresh.


The \overline{RAS} only refresh is executed by keeping \overline{RAS} "L" and \overline{CAS} "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of \overline{RAS} . During \overline{RAS} -only refresh, the D_{OUT} pin is kept in a high impedance state.



The CAS-before-RAS refresh is executed by bringing CAS "L" before RAS. By this timing combination, the MB814100C executes CAS-before-RAS refresh. The row address input is not necessary because it is generated internally.

WE must be held "H" for the specified set up time (twss) before RAS goes "L" in order not to enter "test mode".





DESCRIPTION


Test Mode;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally. The test mode function is entered by performing a $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eights bits which are selected by the address combination of RA₁₀, CA₀ and CA₁₀. In the write mode, data at DIN is written into eight cells simultaneously. In the read mode, eight cells at the selected addresses are read back and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output.. When the eight bits show a combination of "L" and "H", a "L" level is output..

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5ns from the specified value in the data sheet..

trc, trwc, trac, taa, tras, tcsh, tral, trwb, tawb, tpc, tprwc, tcpa, trace, tcpwb



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_{10} are defined by the on-chip refresh counter. Column Address: Bits A_0 through A_{10} are defined by latching levels on A_0 to A_0 at the second falling edge of \overline{CAS} .

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB814	100C-60	MB814	1100C-70	I I mit
		Symbol	Min.	Max.	Min.	Max.	Unit
90	Access Time from CAS	t FCAC	1	35	_	40	ns
91	Column Address Hold Time	t FCAH	30		30		ns
92	CAS to WE Delay Time	trcwd	35	-	40		ns
93	CAS Pulse width	trcas	35		40	İ	ns
94	RAS Hold Time	t FRSH	35	_	40	_	ns

Note. Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

Fig. 16 - SELF REFRESH CYCLE (Ao to A10 = OE = "H" or "L")

RAS VIH

VIL

TCAS VIH

VIL

TOFF

TOFF

TOFF

TOFF

TOFF

TOFF

TH" or "L"

(At recommended operating conditions unless otherwise noted.)

No. Parame	Parameter	Symbol	Symbol MB814100C-60		MB814	Unit	
140.	rai ailletei		Min.	Max.	Min.	Max.]
100	RAS pulse Width	trass	100	ı	100	_	μs
101	RAS precharge Time	trps	110		125	_	ns
102	CAS Hold Time	t cнs	-50	_	-50	_	ns

Note . Assumes self refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be autmatically executed using internal refresh address counter.

If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of trass (more than 100 μ s), the device can be entered the self refresh cycle. And after that, refresh operation is autmatically executed per fixed interval using internal refresh address counter during " \overline{RAS} = L" and " \overline{CAS} = L".


And exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tons min.

Restruction for Self refresh operating;

For self refresh operation, the notice below must be considered.


- 1) In the case that distribute CBR refresh are operated in read/write cycles

 Self refresh cycles can be executed without special rule if 1024 cycles of distribute CBR refresh are executed within tree max...
- 2) In the case that burst CBR refresh or RAS only refresh are operated in read/write cycles
 1024 times of burst CBR refresh or 1024 times of burst RAS only refresh must be executed before and after Self refresh cycles.



■ PACKAGE DIMENSIONS

(Suffix: -PJN)




■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN) 26 pin, Plastic TSOP(II) (FPT-26P-M01) Details of "A" part 18 14 <u>П П П П П</u> 26 22 <u>A A A A A A</u> 0.15(.006) 0.25(.010) INDEX 0.15(.006)MAX 0.50(.020)MAX LEAD No. (1) 9.22±0.20 (.363±.008) *17.14±0.10 (.675±.004) 0.40±0.10 (.016±.004) ⊕ 0.21(.008) ₪ 7.62±0.10 1.10 +0.10 -0.05 (.300±.004) $(.043^{+.004}_{-.002})$ 0.15±0.05 (.006±.002) 8.22±0.20 (.324±.008) 0.10(.004) 0.50±0.10 1.27(.050)TYP 0(0)MIN (.020±.004) (STAND OFF) 15.24(.600)REF Dimensions in mm(inches). © 1994 FUJITSU LIMITED F26001S-3C-3

■ PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan