


## Features

- High-performance, 24-macrocell Classic EPLD
  - Combinatorial speeds with  $t_{PD}$  as low as 12 ns
  - Counter frequencies of up to 100 MHz
  - Pipelined data rates of up to 100 MHz
- Programmable I/O architecture with up to 36 inputs or 24 outputs
- The following devices are compatible pin-, function-, and programming file-compatible: EP910, EP910T, and EP910I
- Programmable Clock option for independent clocking of all registers
- Macrocells individually programmable as D, T, JK, or SR flipflops, or for combinatorial operation
- Available in windowed ceramic and one-time-programmable (OTP) plastic packages (see Figure 11):
  - 44-pin J-lead chip carrier (JLCC and PLCC)
  - 40-pin dual in-line package (CerDIP and PDIP)

**Figure 11. EP910 Package Pin-Out Diagrams**

Package outlines not drawn to scale. Windows in ceramic packages only.



44-Pin J-Lead

EP910  
EP910T  
EP910I

40-Pin DIP

EP910  
EP910T  
EP910I

Table 3 summarizes EP910 features.

Feature	EP910-30	EP910-35	EP910-40	EP910T	EP910I
$t_{PD}$	30	35	40	30	12
Counter frequency	33 MHz	28 MHz	25 MHz	33 MHz	100 MHz
Pipeline data rates	41 MHz	37 MHz	32 MHz	41 MHz	100 MHz
Packages	44-pin JLCC 44-pin PLCC 40-pin CerDIP 40-pin PDIP	44-pin JLCC 44-pin PLCC 40-pin CerDIP 40-pin PDIP	44-pin JLCC 44-pin PLCC 40-pin CerDIP 40-pin PDIP	44-pin PLCC 40-pin PDIP	44-pin PLCC 40-pin CerDIP 40-pin PDIP

## General Description

The Altera EP910 EPLD can implement up to 900 equivalent gates of SSI and MSI logic functions. The EP910 has 24 macrocells, 12 dedicated input pins, 24 I/O pins, and 2 global Clock pins (see Figure 12). Each macrocell can access signals from the global bus, which consists of the true and complement forms of the dedicated inputs and the true and complement forms of either the output of the macrocell or the I/O input. CLK1 and CLK2 are the dedicated Clock inputs for the registers in macrocells 13 through 24 and 1 through 12, respectively.

Figure 12. EP910 Block Diagram

Numbers without parentheses are for DIP packages. Numbers in parentheses are for J-lead packages.





Figure 13 shows typical supply current ( $I_{CC}$ ) versus frequency for EP910 devices.

**Figure 13. EP910  $I_{CC}$  vs. Frequency**

**EP910 EPLDs**



**EP910T EPLDs**






Figure 14 shows the output drive characteristics of EP910 I/O pins.

**Figure 14. EP910 Output Drive Characteristics**


**EP910 EPLDs**



**EP910T EPLDs**



**EP910I EPLDs**



**Absolute Maximum Ratings Note (1)**

			EP910 EP910T		EP910I		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
V <sub>CC</sub>	Supply voltage	Notes (2), (3)	-2.0	7.0	-2.0	7.0	V
V <sub>I</sub>	DC input voltage	Notes (2), (3)	-2.0	7.0	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>MAX</sub>	DC V <sub>CC</sub> or GND current		-250	250			mA
I <sub>OUT</sub>	DC output current, per pin		-25	25			mA
P <sub>D</sub>	Power dissipation			1,200			mW
T <sub>STG</sub>	Storage temperature	No bias	-65	150	-65	150	° C
T <sub>AMB</sub>	Ambient temperature	Note (4)	-65	135	-10	85	° C

**Recommended Operating Conditions Note (5)**

			EP910 EP910T		EP910I		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
V <sub>CC</sub>	Supply voltage	Note (6)	4.75 (4.5)	5.25 (5.5)	4.75	5.25	V
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating temperature	For commercial use	0	70	0	70	° C
T <sub>A</sub>	Operating temperature	For industrial use	-40	85			° C
T <sub>C</sub>	Case temperature	For military use	-55	125			° C
t <sub>R</sub>	Input rise time	Note (7)		100 (50)		500	ns
t <sub>F</sub>	Input fall time	Note (7)		100 (50)		500	ns

**DC Operating Conditions Notes (5), (8), (9)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.8	V
V <sub>OH</sub>	High-level TTL output voltage	I <sub>OH</sub> = -4 mA DC	2.4			V
V <sub>OH</sub>	High-level CMOS output voltage	I <sub>OH</sub> = -2 mA DC	3.84			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA DC			0.45	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	-10		10	µA
I <sub>OZ</sub>	Tri-state output leakage current	V <sub>O</sub> = V <sub>CC</sub> or GND	-10		10	µA

**Capacitance Notes (8), (10)**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	EP910			EP910I			<b>Unit</b>
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
$C_{IN}$	Input pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		20			8	pF	
$C_{IO}$	I/O pin capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		20			8	pF	
$C_{CLK1}$	CLK1 pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		20			10	pF	
$C_{CLK2}$	CLK2 pin capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$					12	pF	

 **$I_{CC}$  Supply Current Notes (5), (8), (9)**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	EP910			EP910T			EP910I			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
$I_{CC1}$	$V_{CC}$ supply current (non-turbo, standby)	$V_I = V_{CC}$ or GND, no load, Notes (11), (12)		20	150					60	150	$\mu\text{A}$
$I_{CC2}$	$V_{CC}$ supply current (non-turbo, active)	$V_I = V_{CC}$ or GND, no load, $f = 1.0 \text{ MHz}$ , Note (12)		6	20					4	12	mA
$I_{CC3}$	$V_{CC}$ supply current (turbo, active)			45	80 (100)		80	115		120	150	mA

**Notes to tables:**

- (1) See *Operating Requirements for Altera Devices* in this data book.
- (2) Voltage with respect to ground.
- (3) For EP910 and EP910T EPLDs, the minimum DC input is  $-0.3 \text{ V}$ ; for EP910I EPLDs, the minimum DC input is  $-0.5 \text{ V}$ . During transitions, the inputs may undershoot to  $-2.0 \text{ V}$  or overshoot to  $7.0 \text{ V}$  for periods less than  $20 \text{ ns}$  under no-load conditions.
- (4) Under bias. Extended temperature versions are also available.
- (5) Numbers in parentheses are for industrial temperature versions.
- (6) Maximum  $V_{CC}$  rise time for EP910 and EP910T devices =  $50 \text{ ms}$ ; for EP910I devices, maximum  $V_{CC}$  rise time is unlimited with monotonic rise.
- (7) For all Clocks:  $t_R$  and  $t_F = 100 \text{ ns}$  ( $50 \text{ ns}$  for military- and industrial-temperature-range versions).
- (8) Operating conditions:  $V_{CC} = 5 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ \text{C}$  to  $70^\circ \text{C}$  for commercial use.  
 $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $T_A = -40^\circ \text{C}$  to  $85^\circ \text{C}$  for industrial use.
- (9) Typical values are for  $T_A = 25^\circ \text{C}$  and  $V_{CC} = 5 \text{ V}$ .
- (10) For EP910 and EP910T devices: capacitance measured at  $25^\circ \text{C}$ ; sample-tested only; Clock-pin capacitance for dedicated Clock inputs only; pin 21 (high-voltage pin during programming) has a maximum capacitance of  $60 \text{ pF}$ . Values for EP910I devices are evaluated during initial characterization and design modifications.
- (11) When the Turbo Bit is not set (non-turbo mode), an EP910I device will enter standby mode if no logic transitions occur for  $75 \text{ ns}$  after the last transition.
- (12) Measured with a device programmed as a 24-bit counter.

**AC Operating Conditions: EP910 Notes (1), (2)**

			EP910-30 EP910T-30		EP910-35		EP910-40		Non-Turbo Adder	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Note (3)	Unit
$t_{PD1}$	Input to non-registered output	C1 = 35 pF		30		35		40	30	ns
$t_{PD2}$	I/O input to non-registered output	C1 = 35 pF		33		38		43	30	ns
$t_{PZX}$	Input to output enable	C1 = 35 pF		30		35		40	30	ns
$t_{PXZ}$	Input to output disable	C1 = 5 pF, Note (4)		30		35		40	30	ns
$t_{CLR}$	Asynchronous output clear time	C1 = 35 pF		33		38		43	30	ns
$t_{IO}$	I/O input pad and buffer delay			3		3		3	0	ns
$f_{MAX}$	Maximum frequency	Note (5)	41.7		37.0		32.3		0	MHz
$t_{SU}$	Global clock input setup time		24		27		31		30	ns
$t_H$	Global clock input hold time		0		0		0		0	ns
$t_{CH}$	Global clock high time		12		13		15		0	ns
$t_{CL}$	Global clock low time		12		13		15		0	ns
$t_{CO1}$	Global clock to output delay			18		21		24	0	ns
$t_{CNT}$	Global clock minimum clock period			30		35		40	0	ns
$f_{CINT}$	Global clock internal maximum frequency	Note (6)	33.3		28.6		25.0		0	MHz
$t_{ASU}$	Array clock input setup time		10		10		10		30	ns
$t_{AH}$	Array clock input hold time		15		15		15		0	ns
$t_{ACH}$	Array clock high time		15		16		17		0	ns
$t_{ACL}$	Array clock low time		15		16		17		0	ns
$t_{ACO1}$	Array clock to output delay			33		38		43	30	ns
$t_{ACNT}$	Array clock minimum clock period			30		35		40	0	ns
$f_{ACINT}$	Array clock internal maximum frequency	Note (6)	33.3		28.6		25.0		0	MHz

**Notes to tables:**

- (1) Operating conditions:  $V_{CC} = 5 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for commercial use.  
 $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  for industrial use.
- (2) See Application Brief 100 (*Understanding Classic, MAX 5000 & MAX 7000 Timing*) for additional internal timing parameters.
- (3) See "Turbo Bit" on page 336 of this data sheet. EP910T devices have no non-turbo mode.
- (4) Sample-tested only for an output change of 500 mV.
- (5) The  $f_{MAX}$  values represent the highest frequency for pipelined data.
- (6) Measured with a device programmed as a 24-bit counter.  $I_{CC}$  measured at  $0^\circ\text{C}$ .

**AC Operating Conditions: EP910I Notes (1), (2)**

<b>Symbol</b>	<b>Parameter</b>	EP910I-12		EP910I-15		EP910I-25		<b>Non-Turbo Adder</b>	<b>Unit</b>
		<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>		
$t_{PD1}$	Input to non-registered output, Note (4)		12		15		25	40	ns
$t_{PZX}$	Input to output enable, Note (5)		15		18		28	40	ns
$t_{PXZ}$	Input to output disable, Note (5)		15		18		28	40	ns
$t_{CLR}$	Asynchronous output clear time		15		18		28	40	ns
$f_{MAX}$	Global clock maximum frequency	100		83.3		50		0	MHz
$t_{SU}$	Global clock input setup time	8		11		16		40	ns
$t_H$	Global clock input hold time	0		0		0		0	ns
$t_{CH}$	Global clock high time	5		6		10		0	ns
$t_{CL}$	Global clock low time	5		6		10		0	ns
$t_{CO}$	Global clock to output delay, Note (6)		8		9		14	0	ns
$t_{CNT}$	Global clock minimum clock period		13		15		25	40	ns
$f_{CNT}$	Global clock internal maximum frequency, Note (6)	76.9		66.6		40		0	MHz
$t_{ASU}$	Array clock input setup time	3		4		8		40	ns
$t_{AH}$	Array clock input hold time	6		7		8			ns
$t_{ACH}$	Array clock high time	6		7.5		12.5			ns
$t_{ACL}$	Array clock low time	6		7.5		12.5			ns
$t_{ACO1}$	Array clock to output delay, Note (6)		16		18		28	40	ns
$t_{ACNT}$	Array clock minimum clock period		13		15		25	40	ns
$f_{ACNT}$	Array clock internal maximum frequency, Note (6)	76.9		66.6		40			MHz

**Notes to tables:**

- (1) Operating conditions:  $V_{CC} = 5 \text{ V} \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  for commercial use.  
 $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  for industrial use.
- (2) See Application Brief 100 (*Understanding Classic, MAX 5000 & MAX 7000 Timing*) for additional internal timing parameters.
- (3) If the device is inactive for more than 75 ns while operated in non-turbo mode, increase time by amount shown. See "Turbo Bit" on page 336 of this data sheet.
- (4) Measured with eight outputs switching.
- (5) The  $t_{PZX}$  and  $t_{PXZ}$  parameters are measured at  $\pm 0.5 \text{ V}$  from steady-state voltage as driven by specified output load.
- (6) Measured with device programmed as a 24-bit counter.

0595372 0004289 166