

DESCRIPTION

The NN5117800B series is a high performance CMOS Dynamic Random Access Memory organized as 2,097,152 words by 8 bits. The NN5117800B series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN5117800B features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by $\overline{CAS}$ which, in essence, acts as an output enable independent of $\overline{RAS}$ with very fast $\overline{CAS}$ to output access time.

Refresh is accomplished by performing $\overline{RAS}$ only refresh cycles, hidden refresh cycles, $\overline{CAS}$ before $\overline{RAS}$ refresh cycles, or normal read or write cycles on the 2,048 address combinations of A0 to A10 during a 32 ms period.

Multiplexed address inputs permit the NN5117800B to be packaged in a standard 28-pin plastic SOJ, 28-pin plastic TSOP II. The package sizes provide high system bit densities. System level features include single power supply of 5V $\pm 10\%$ tolerance and direct interface with high performance TTL logic families.

FEATURES


- 2,097,152 × 8 bit Organization
- Single 5V $\pm 10\%$ Power Supply
- Performance Ranges

Parameter	-40	-50	-60
Max. $\overline{RAS}$ Access Time (t_{RAC})	40ns	50ns	60ns
Max. $\overline{CAS}$ Access Time (t_{CAC})	11ns	13ns	15ns
Max. Column Address Access Time (t_{AA})	20ns	25ns	30ns
Min. Read/Write Cycle Time (t_{RC})	80ns	90ns	110ns


- Fast Page Mode Operation
- Low Power Operation
 - Low Standby Current (CMOS level input)
 - Standard 1mA
 - L version 150 μ A
- 2048 Refresh Cycles
 - Standard 32ms
 - L version 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
 - $\overline{RAS}$ only
 - $\overline{CAS}$ before $\overline{RAS}$
 - Hidden Refresh
- High Reliability Package
 - Plastic 28pin SOJ (P28SJ-2B-L)
 - Plastic 28pin TSOP (P28TP-2B-L)

9005650 0000902 845

PIN CONFIGURATION



28-pin SOJ (400mil)
P28SJ-2B-L




28-pin TSOP TYPE I (400mil)
P28TP-2B-L

PIN NAMES

A0~A10	Address Inputs Row/Refresh :A0~A10 Column :A0~A9
RAS	Row Address Strobe
CAS	Column Address Strobe
OE	Output Enable
I/O1~I/O8	Data-in / Data-out
WE	Write Enable
VCC	+5V Supply
VSS	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to V_{SS}	V_{in}, V_{out}	-1 to 7	V
Voltage on V_{CC} Relative to V_{SS}	V_{CC}	-1 to 7	V
Storage Temperature (Plastic)	T_{stg}	-55 to +125	°C
Power Dissipation	P_d	1.0	W
Ambient Operating Temperature	T_a	0 to +70	°C
Short Circuit Output Current	I_{out}	50	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage, All Inputs	2.4	—	6.5	V
V_{IL}	Input Low Voltage, All Inputs	-1.0	—	0.8	V

Note: All voltage values in this data sheet are with respect to V_{SS} unless otherwise specified.

9005650 0000904 618

DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%)

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I _{CC1}	Operating Current	-40 -50 -60		140 130 120	mA mA mA	t _{RC} = t _{RC} (min.) RAS, CAS, Address cycling	1, 2
I _{CC2}	Standby Current			1.0	mA	RAS = CAS ≥ (V _{CC} - 0.2V)	
				2.0	mA	RAS = CAS ≥ V _{IH}	
I _{CC3}	Refresh Current (RAS only refresh)			150	μA	RAS = CAS ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
		-40 -50 -60		140 130 120	mA mA mA	t _{RC} = t _{RC} (min.) RAS cycling, CAS = V _{IH}	1
I _{CC4}	Fast Page Mode Current	-40		100	mA	t _{PC} = t _{PC} (min.)	1,2
		-50		90	mA	RAS = V _{IL}	
		-60		80	mA	CAS, Address cycling	
I _{CC5}	Refresh Current (CAS before RAS refresh)	-40		140	mA	t _{RC} = t _{RC} (min.)	1
		-50		130	mA	RAS, CAS cycling	
		-60		120	mA		
I _{CC6}	Refresh Current (L version : CAS before RAS refresh)			500	μA	2,048 cycles / 128ms t _{RAS} ≤ 200ns, WE ≥ (V _{CC} - 0.2V) All other inputs are stable at (V _{CC} - 0.2V) or (V _{SS} + 0.2V)	
I _{CC7}	Self Refresh Mode Current (L version)			300	μA	RAS = CAS ≥ (V _{CC} - 0.2V) All other input high levels are (V _{CC} - 0.2V) input low levels are (V _{SS} + 0.2V)	
I _{L1}	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V _{IH} ≤ 5.5V, Others = 0V	
I _{L0}	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V _{IH} (min.), CAS ≥ V _{IH} (min.) 0V ≤ V _{OUT} ≤ 5.5V	
V _{OH}	Output High Voltage		2.4		V	I _{OH} = -5.0 mA	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4.2 mA	

Notes: 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rate.

2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the outputs open.

CAPACITANCE (0°C ≤ Ta ≤ 70°C, V_{CC} = 5.0V ±10%, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{IN1}	Address(A0 ~ A10)	—	5	pF
C _{IN2}	RAS, CAS, WE, OE	—	5	pF
C _{OUT}	I/O1 ~ I/O8	—	7	pF

9005650 0000905 554

AC ELECTRICAL CHARACTERISTICS

Test conditions : $V_{IH} / V_{IL} = 2.4V / 0.8V$ $V_{OH} / V_{OL} = 2.4V / 0.4V$ output loading $C_L = 100pF + 2TTL$
Operating conditions : (0 °C ≤ T_a ≤ 70 °C, V_{CC} = 5.0 V ± 10%, V_{SS} = 0 V) (NOTES 3, 4, 5)

NO.	SYMBOL		PARAMETER	-40		-50		-60		UNIT	NOTE
	JEDEC	STD		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{CL1QV}	t _{CAC}	Access Time from $\overline{CAS}$	—	11	—	13	—	15	ns	6,13
2	t _{CH2QV}	t _{CFA}	Access Time from $\overline{CAS}$ Precharge	—	25	—	30	—	35	ns	13,14
3	t _{AVQV}	t _{AA}	Access Time from Column Address	—	20	—	25	—	30	ns	7,13
4	t _{RL1QV}	t _{RAC}	Access Time from $\overline{RAS}$	—	40	—	50	—	60	ns	6,7
5	t _{RL1CH1}	t _{CSH}	$\overline{CAS}$ Hold Time	40	—	50	—	60	—	ns	
6	t _{RL1CH1}	t _{CHR}	$\overline{CAS}$ Hold Time ($\overline{CAS}$ before $\overline{RAS}$ Refresh)	10	—	10	—	10	—	ns	
7	t _{RL1CX}	t _{CHS}	$\overline{CAS}$ Precharge Time (Self Refresh Mode)	-50	—	-50	—	-50	—	ns	
8	t _{CH2CL2}	t _{CPN}	$\overline{CAS}$ Precharge Time ($\overline{CAS}$ before $\overline{RAS}$ Refresh)	7	—	7	—	10	—	ns	
9	t _{CH2CL2}	t _{CP}	$\overline{CAS}$ Precharge Time (Fast Page Mode)	5	—	5	—	5	—	ns	14
10	t _{CL1CH1}	t _{CAS}	$\overline{CAS}$ Pulse Width	10	100K	15	100K	15	100K	ns	
11	t _{CL1RL2}	t _{CSR}	$\overline{CAS}$ Setup Time ($\overline{CAS}$ before $\overline{RAS}$ Refresh)	5	—	5	—	5	—	ns	
12	t _{CL1QX}	t _{CLZ}	$\overline{CAS}$ to Output in Low-Z	0	—	0	—	0	—	ns	8
13	t _{CH2RL2}	t _{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	—	5	—	5	—	ns	
14	t _{CL1WL2}	t _{CWD}	$\overline{CAS}$ to $\overline{WE}$ Delay Time	32	—	32	—	37	—	ns	11
15	t _{CL1AX}	t _{CAH}	Column Address Hold Time	7	—	7	—	10	—	ns	
16	t _{RL1AX}	t _{AR}	Column Address Hold Time Referenced to $\overline{RAS}$	30	—	35	—	40	—	ns	
17	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0	—	0	—	0	—	ns	14
18	t _{AVRH1}	t _{RAL}	Column Address to $\overline{RAS}$ Lead Time	20	—	25	—	30	—	ns	
19	t _{AVWL2}	t _{AWD}	Column Address to $\overline{WE}$ Delay Time	39	—	39	—	47	—	ns	11
20	t _{CL1DX} t _{WL1DX}	t _{DH}	Data Hold Time	7	—	7	—	10	—	ns	12
21	t _{DVCL2} t _{DVWL2}	t _{DS}	Data Setup Time	0	—	0	—	0	—	ns	12
22	t _{OL1QV}	t _{OE}	$\overline{OE}$ Access Time	—	11	—	13	—	15	ns	
23	t _{WL1QL2}	t _{OE}	$\overline{OE}$ Command Hold Time	10	—	13	—	15	—	ns	
24	t _{CH2QV}	t _{OED}	$\overline{OE}$ to Data Delay Time	10	—	15	—	15	—	ns	
25	t _{CH2QZ}	t _{OFF}	Output Buffer Turn-off Delay Time	0	13	0	13	0	15	ns	10
26	t _{CH2QX}	t _{OEZ}	Output Buffer Turn-off Delay Time Referenced to $\overline{OE}$	0	13	0	13	0	15	ns	
27	t _{CL1RH1}	t _{RSH}	$\overline{RAS}$ Hold Time	10	—	13	—	15	—	ns	
28	t _{OL1RH1}	t _{ROH}	$\overline{RAS}$ Hold Time Referenced to $\overline{OE}$	10	—	10	—	10	—	ns	
29	t _{RH2RL2}	t _{RP}	$\overline{RAS}$ Precharge Time	25	—	25	—	30	—	ns	
30	t _{RH2RL2}	t _{RPS}	$\overline{RAS}$ Precharge Time (Self Refresh Mode)	72	—	90	—	110	—	ns	
31	t _{RL1RH1}	t _{RAS}	$\overline{RAS}$ Pulse Width	40	100K	50	100K	60	100K	ns	
32	t _{RL1RH1}	t _{RASP}	$\overline{RAS}$ Pulse Width (Fast Page Mode)	40	100K	50	100K	60	100K	ns	
33	t _{RL1RH1}	t _{RASS}	$\overline{RAS}$ Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	μs	
34	t _{RL1CL1}	t _{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	10	27	13	35	13	45	ns	6
35	t _{RH2CL2}	t _{RPC}	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	5	—	5	—	5	—	ns	
36	t _{RL1AV}	t _{RAD}	$\overline{RAS}$ to Column Address Delay Time	9	25	11	25	11	30	ns	7
37	t _{RL1WL2}	t _{RWD}	$\overline{RAS}$ to $\overline{WE}$ Delay Time	60	—	64	—	77	—	ns	11


9005650 0000906 490

NO.	SYMBOL		PARAMETER	-40		-50		-60		UNIT	NOTE
	JEDEC	STD		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
38	t _{CH2WL2}	t _{RCH}	Read Command Hold Time	0	—	0	—	0	—	ns	9
39	t _{RH2WL2}	t _{RRH}	Read Command Hold Time Referenced to RAS	0	—	0	—	0	—	ns	9
40	t _{WH2CL2}	t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	ns	
41	t _{RL2RL2}	t _{RC}	Random Read or Write Cycle Time	80	—	90	—	110	—	ns	
42	t _{CL2CL2}	t _{PC}	Read or Write Cycle Time (Fast Page Mode)	30	—	35	—	40	—	ns	13,14
43	t _{RL2RL2}	t _{RMW}	Read-Modify-Write Cycle Time	110	—	120	—	140	—	ns	
44	t _{CL2CL2}	t _{PRMW}	Read-Modify-Write Cycle Time (Fast Page Mode)	75	—	80	—	85	—	ns	13,14
45	t _{REF}	t _{REF}	Refresh Period	—	32	—	32	—	32	ms	
46	t _{RL1AX}	t _{RAH}	Row Address Hold Time	6	—	8	—	8	—	ns	
47	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0	—	0	—	0	—	ns	
48	t _T	t _T	Transition Time (Rise and Fall)	1	50	1	50	1	50	ns	4,5
49	t _{CL1WH1}	t _{WCH}	Write Command Hold Time	7	—	10	—	10	—	ns	
50	t _{WL1WH1}	t _{WP}	Write Command Pulse Width	7	—	10	—	10	—	ns	
51	t _{WL1CL2}	t _{WCS}	Write Command Setup Time	0	—	0	—	0	—	ns	11
52	t _{WL1CH1}	t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	7	—	7	—	10	—	ns	
53	t _{WL1RH1}	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	7	—	7	—	10	—	ns	
54	t _{WH2RL2}	t _{WRP}	WE to RAS Precharge Time	10	—	10	—	10	—	ns	
55	t _{RL1WH2}	t _{WRH}	WE to RAS Hold Time	10	—	10	—	10	—	ns	


Notes:

- Eight Initialization Cycles are required following a 200μs pause after Power Up. These Initialization Cycles may consist of one of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, $\overline{\text{CAS}}$ before RAS refresh Cycles.
- AC measurements assume $t_f=2\text{ns}$.
- $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
- Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- $t_{OFF}(\text{max.})$ defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in read-modify-write cycles.
- Access time is determined by the longer of t_{AA} , t_{CAC} , or t_{CPA} .
- $t_{ASC} \geq t_{CP}$ to achieve $t_{PC}(\text{min.})$ and $t_{CPA}(\text{max.})$ values.
- $t_{REF}=128\text{msec}$ for Long Refresh version (L version).

READ CYCLE




WRITE CYCLE (EARLY WRITE)




9005650 0000909 1TT

READ-MODIFY-WRITE CYCLE



9005650 0000911 858


FAST PAGE MODE EARLY WRITE CYCLE



9005650 0000913 620




RAS ONLY REFRESH CYCLE



Note: $\overline{WE}$, $\overline{OE}$ = Don't care.

: High or Low


CAS BEFORE RAS REFRESH CYCLE



Note: $\overline{OE}$, A0~A10 = Don't care.


: High or Low

HIDDEN REFRESH CYCLE (READ)




9005650 0000916 33T

HIDDEN REFRESH CYCLE (EARLY WRITE)



SELF REFRESH MODE



 : High or Low

■ The NN5117800BL has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN5117800BL Self Refresh Mode is entered by using $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycle and holding $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signal "low" longer than 300 μ s.

b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding $\overline{\text{RAS}}$ "low" after entering the Self Refresh Mode. It does not depend on being $\overline{\text{CAS}}$ "high" or "low" after entering the Self Refresh Mode for to continue the Self Refresh Mode.

c. Exiting the Self Refresh Mode:

The NN5117800BL exits the Self Refresh Mode when the $\overline{\text{RAS}}$ signal is brought "high".

9005650 0000918 102

ORDERING INFORMATION

NN5117800BXX(X) - XX

<u>SPEED</u>	40 : 40ns 50 : 50ns 60 : 60ns
<u>PACKAGE</u>	J : Plastic SOJ TT : Plastic TSOP II
<u>VERSION</u>	BLANK : Standard Version L : Long Refresh Version 128ms Refresh
<u>DESIGN CODE</u>	B
<u>MODE</u>	17800 : Fast Page Mode 2M x 8 ,2048 Refresh Cycle

■ 9005650 0000919 049 ■