

10V/5V Low Dropout Dual Regulator with ENABLE

Description

The CS-8147 is a 10V/5V dual output linear regulator. The $10V \pm .5\%$ output sources 500mA and the $5V \pm 3\%$ output sources 70mA. The secondary output is inherently stable and does not require an external capacitor.

The on board ENABLE function controls the regulator's two outputs. When ENABLE is high, the regulator is placed in SLEEP mode. Both outputs are disabled and the

regulator draws only $70\mu A$ of quiescent current.

The regulator is protected against overvoltage conditions. Both outputs are protected against short circuit and thermal runaway conditions.


The CS-8147 is packaged in a 5 lead TO-220 with copper tab. The copper tab can be connected to a heat sink if necessary.

Absolute Maximum Ratings

Input Voltage (V _{IN})	
Operating Range	0.5V to 26V
Overvoltage Protection	60V
ENABLE Input	
Internal Power Dissipation	
Operating Temperature Range	40°C to +125°C
Junction Temperature Range	40°C +150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature Soldering	

Wave Solder(through hole styles only)......10 sec. max, 260°C peak

Block Diagram



Features


- Two Regulated Outputs $10V \pm 5\%$; 500 mA $5V \pm 3\%$; 70 mA
- 70µA SLEEP Mode Current
- Inherently Stable Secondary Output (No Output Cap Required)
- Fault Protection

Overvoltage Shutdown Reverse Battery 60V Load Dump -50V Reverse Transient Short Circuit Thermal Shutdown

CMOS Compatible ENABLE Input with Low (I_{OUT(max)}) Input Current.

Package Options

TO-220 5 Lead






Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

A CHERRY Company


Electrical Characteristics for V_O : $V_{IN} = 14V$, $I_{OUT} = 5mA$, $-40^{\circ}C < T_J < 150^{\circ}C$, $-40^{\circ}C \le T_A \le 125^{\circ}C$, $\overline{ENABLE} = LOW$ unless otherwise specified

	TEST CONDITIONS				
■ Primary Output (V _{OUT1})					
Output Voltage	13V≤V _{IN} ≤26V, I _{OUT1} ≤500mA,	9.50	10.00	10.50	V
Dropout Voltage	I _{OUT} 1=500mA		0.5	0.7	V
Line Regulation	11V≤V _{IN} ≤18V, I _{OUT1} =250mA		15	90	mV
Load Regulation	5mA≤ I _{OUI1} ≤500mA		15	75	mV
Quiescent Current	$I_{OUT_1} \le 1$ mA,No Load on V_{OUT_2} , $V_{IN} = 18V$		3	7	mA
	I_{OUT_1} =500mA,No Load on V_{OUT_2} , V_{IN} =11V		60	120	mA
Quiescent Current	ENABLE=HIGH		70	200	μΑ
Current Limit	V _{OUT1} ,V _{OUT2} =OFF	0.55	0.80		A
Maximum Line Transient	V -12V	60	0.00		V
Reverse Polarity	$V_{OUT_1} \le 13V$	-18	-30		V
Input Voltage, DC	$V_{OUT_1} \ge -0.6V$, 10Ω Load	-10	-30		V
Reverse Polarity Input	1% Duty Cycle, t=100ms, V _{OUT} ≥-6V,	-50	-80		V
Voltage, Transient	10Ω Load				
Long Term Stability			50		mV/khr
Over Voltage Shutdown	$V_{OUT_1} + V_{OUT_2}$	32	36	40	V
- 0 1 0 1 1 (7)					
■ Secondary Output (V _{OUT2}) Output Voltage	6V-V <26V 1m A <1 <70m A	4.85	5.00	5.15	V
Dropout Voltage	$6V \le V_{IN} \le 26V$, $1mA \le I_{OUT_2} \le 70mA$	4.00	1.5	2.5	V
Line Regulation	I _{OUT2} ≤70mA 11≤V _{IN} ≤18V, I _{OUT} =70μA		4	د.ع 50	w mV
Load Regulation	115 v _{IN} ≤16 v, 1 _{OUT} =70µA 1mA≤I _{OUT2} ≤70mA, V _{IN} -14V		10	50	mV
Current Limit	11111210U1 ₂ 27011111, V _{IN} -14V		150	30	mA
Carrent Emili					
■ ENABLE Function (ENABLE	<u>.</u> E)				
Input ENABLE Threshold	V _{OUT} On		1.40	0.80	V
	V _{OUT} Off	2.50	1.40		V
Input ENABLE Current	Input Voltage Range 0 to 5V	-10		10	μΑ


Package Pin Description		
PACKAGE PIN #		FUNCTION
TO-220		
1	ENABLE	CMOS compatible input pin; switches V_{OUT_1} and V_{OUT_2} on and off. When ENABLE is low, V_{OUT_1} and V_{OUT_2} are active.
2 3	V _{IN} Gnd	Supply voltage, usually direct from battery. Ground connection.
4 5	$V_{\mathrm{OUT_1}}$ $V_{\mathrm{OUT_2}}$	Regulated output 10V, 500mA (typ) Secondary output 5V, 70mA (typ).




District Control of the Control of t




Constitution of the contract o




Consideration of the Control of the



Visit to the second second




Line Regulation vs. Output Correct V 555




Typical Performance Characteristics


Load Regulation vs. Output Correct (V₂₀₁₂)




Load Condition of Dates Control




ENABLE Input Content of Input College




Carester Committee of the contraction






ENABLE Input Current vs. Input Voltage




Definition of Terms

- Dropout Voltage: The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100mV from the nominal value obtained at 14V input, dropout voltage is dependent upon load current and junction temperature.
- Current Limit: Peak current that can be delivered to the output.
- **Input Voltage:** The DC voltage applied to the input terminals with respect to ground.
- **Input Output Differential:** The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate.
- Line Regulation: The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

- **Load Regulation:** The change in output voltage for a change in load current at constant chip temperature.
- **Long Term Stability:** Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature.
- Output Noise Voltage: The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.
- **Quiescent Current:** The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current.
- **Ripple Rejection:** The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.
- **Temperature Stability of V** $_{\rm OUT}$: The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.





Applications

Since both outputs are controlled by the same $\overline{\text{ENABLE}}$, the CS-8147 is ideal for applications where a sleep mode is required. Using the CS-8147, a section of circuitry such as a display and nonessential 5V circuits can be shut down under microprocessor control to conserve energy.

The test applications circuit diagram shows an automotive radio application where the display is powered by 10V from V_{OUT1} and the Tuner IC is powered by 5V from V_{OUT2} . Neither output is required unless both the ignition and the Radio On/OFF switch are on.

State that Considerations

The secondary output V_{OUT_2} is inherently stable and does not require a compensation capacitor. However an output capacitor connected between V_{OUT_1} and ground is required for stability in most applications.

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR, can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provide this information.

The value for the output capacitor C2 shown in the test and applications circuit should work for most applications, however it is not necessarily the cheapest or best solution.

To determine acceptable value for C2 for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs on the oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. (Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible)

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. (A smaller capacitor will usually cost less and occupy less board space.) If the capacitor oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real work environment. Vary the ESR to reduce ringing.

Step 7: Remove the unit from the environmental chamber and heat the IC with a heat gun. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found for each output, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of $\pm 20\%$ so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitors should be less than 50% of the maximum allowable ESR found in step 3 above.

Calculating Power Designation to a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 1) is

$$\begin{split} P_{D(\text{max})} &= \{V_{IN(\text{max})} - V_{OUT1(\text{min})}\}I_{OUT_{1}(\text{max})} + \\ &\quad \{V_{IN(\text{max})} - V_{OUT_{2}(\text{min})}\}I_{OUT_{2}(\text{max})} + V_{IN(\text{max})}IQ \end{split} \tag{1}$$

Where

V_{IN(max)} is the maximum input voltage,

V_{OUT1}(min) is the minimum output voltage from V_{OUT1},

 $V_{OUT_2(min)}$ is the minimum output voltage from V_{OUT_2} ,

 $I_{OUT_1(max)}$ is the maximum output current, for the application

 $I_{\text{OUT}_2(\text{max})}$ is the maximum output current, for the application

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of $R_{D(max)}$ is known, the maximum permissible value of $R\Theta_{IA}$ can be calculated:

$$R\Theta_{JA} = \frac{150^{\circ}C - T_A}{P_D}$$
 (2)

The value of $R\Theta_{JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R\Theta_{JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.

Application Notes: continued




Figure 1: Dual output regulator with key performance parameters labeled.

Heat Street

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R\Theta_{\rm IA}$.

$$R\Theta_{JA} = R\Theta_{JC} + R\Theta_{CS} + R\Theta_{SA}$$
 (3)

where

 $R\Theta_{JC}$ = the junction–to–case thermal resistance,

 $R\Theta_{CS}$ = the case–to–heatsink thermal resistance, and


 $R\Theta_{SA}^{CS}$ = the heatsink-to-ambient thermal resistance.


 $R\Theta_{JC}$ appears in the package section of the data sheet. Like $R\Theta_{JA}$, it too is a function of package type. $R\Theta_{CS}$ and $R\Theta_{SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

Package Specification

LAGO CONTRACTOR DE CONTRACTOR

Therma	l Data	TO-220	
RΘ _{JC}	typ	2.4	°C/W
$R\Theta_{JA}$	typ	50	°C/W





Description
5 Lead TO-220 Straight

CS-814715	5 Lead TO-220 Straight
CS-8147TV5	5 Lead TO-220 Vertical
CS-8147TH5	5 Lead TO-220 Horizontal

This product is in the preproduction stages of the design process. The data sheet contains preliminary data. CSC reserves the right to make changes to the specifications without notice. Please contact CSC for the latest available information.

7/8/97

Part Number