


TrenchMOS™ transistor

PHN220

FEATURES

- 'Trench' technology
- Low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low-profile surface mount package

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 55 \text{ V}$
$I_D = 2.6 \text{ A}$
$R_{DS(ON)} \leq 200 \text{ m}\Omega$

GENERAL DESCRIPTION


Dual, N-channel, enhancement mode, field-effect power transistors, using 'trench' technology to achieve very low on-resistance in a low-profile, surface mount package. This device is intended for use in computer disk drives, d.c. to d.c. converters and general purpose switching applications.

The PHN220 is supplied in the SOT96 (SO8) 8-leaded, low profile, surface mounting package.

PINNING

PIN	DESCRIPTION
1	source 1
2	gate 1
3	source 2
4	gate 2
5-6	drain 2
7-8	drain 1

SOT96 (SO8)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	55	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
$\pm V_{GS}$	Gate-source voltage	-	-	20	V
$I_D$	Drain current (DC)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	2.6	A
		$T_{sp} = 100 \text{ }^\circ\text{C}$	-	1.6	A
$I_{DM}$	Drain current (pulse peak value)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	10	A
$P_{tot}$	Total power dissipation	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	2.5	W
		$T_{sp} = 100 \text{ }^\circ\text{C}$	-	1	W
$T_{stg}, T_j$	Storage & operating temperature		- 55	150	$^\circ\text{C}$

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_C$	Electrostatic discharge capacitor voltage	Human body model (100 pF, 1.5 kΩ)	-	2	kV

## TrenchMOS™ transistor

PHN220

## THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	From junction to solder point	per transistor	35	50	K/W
$R_{th\ j-amb}$	From junction to ambient	minimum footprint, FR4 board	150	-	K/W

## ELECTRICAL CHARACTERISTICS

characteristics are per transistor at  $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$ $T_j = -55^\circ\text{C}$	55 50	- -	- -	V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1\text{ mA}$ $T_j = 150^\circ\text{C}$ $T_j = -55^\circ\text{C}$	2.0 1.2 -	3.0 -	4.0 -	V V V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 55\text{ V}; V_{GS} = 0\text{ V};$ $T_j = 150^\circ\text{C}$	-	0.05	10	$\mu\text{A}$
$I_{GSS}$	Gate source leakage current	$V_{GS} = \pm 10\text{ V}$ $T_j = 150^\circ\text{C}$	-	0.04	1	$\mu\text{A}$
$\pm V_{(BR)GSS}$	Gate source breakdown voltage	$I_G = \pm 1\text{ mA}$ $T_j = 150^\circ\text{C}$	16	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10\text{ V}; I_D = 5\text{ A}$ $T_j = 150^\circ\text{C}$	-	150	200 370	$\text{m}\Omega$ $\text{m}\Omega$
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{ V}; I_D = 5\text{ A}; T_j = 25^\circ\text{C}$	0.5	2.5	-	S
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$	-	190	240	pF
$C_{oss}$	Output capacitance		-	65	80	pF
$C_{riss}$	Feedback capacitance		-	32	45	pF
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 30\text{ V}; I_D = 5\text{ A};$	-	9	14	ns
$t_r$	Turn-on rise time	$V_{GS} = 10\text{ V}; R_G = 10\ \Omega;$	-	28	42	ns
$t_{d\ off}$	Turn-off delay time		-	15	23	ns
$t_f$	Turn-off fall time	$T_j = 25^\circ\text{C}$	-	8	12	ns

## REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_j = -55$  to  $175^\circ\text{C}$  unless otherwise specified







SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current	$T_{sp} = 25^\circ\text{C}$	-	-	2.6	A
$I_{DRM}$	Pulsed reverse drain current	$T_{sp} = 25^\circ\text{C}$	-	-	10	A
$V_{SD}$	Diode forward voltage	$I_F = 2\text{ A}; V_{GS} = 0\text{ V}$	-	0.85	1.1	V
$t_{rr}$	Reverse recovery time	$I_F = 2\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$	-	43	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = -10\text{ V}; V_R = 30\text{ V}$	-	0.16	-	$\mu\text{C}$

## AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$W_{DSS}$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 1.9\text{ A}; V_{DD} \leq 25\text{ V};$ $V_{GS} = 10\text{ V}; R_{GS} = 50\ \Omega; T_{sp} = 25^\circ\text{C}$	-	-	10	mJ







TrenchMOS™ transistor

PHN220



TrenchMOS™ transistor

PHN220



TrenchMOS™ transistor

PHN220




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 5 A$ ; parameter  $V_{DS}$




Fig.15. Normalised avalanche energy rating.  
 $W_{DSS}\% = f(T_{sp})$ ; conditions:  $I_D = 1.9 A$




Fig.14. Typical reverse diode current.  
 $I_F = f(V_{SDS})$ ; conditions:  $V_{GS} = 0 V$ ; parameter  $T_j$




Fig.16. Avalanche energy test circuit.  
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$




Fig.17. Switching test circuit.

TrenchMOS™ transistor

PHN220

**MECHANICAL DATA**




Fig.18. SOT96 (SO8).

**Notes**

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".