128Mb DDR333/300 SDRAM

Features

CAS Latency and Frequency

	Maximum Operating Frequency (MHz)*						
CAS Latency	DDR333	DDR300					
	(-6)	(-66)					
2	133	133					
2.5	166	150					

* Values are nominal (exact t_{CK} should be used).

- Double data rate architecture: two data transfers per clock cycle
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is centeraligned with data for writes
- Differential clock inputs (CK and \overline{CK})
- Four internal banks for concurrent operation
- · Data mask (DM) for write data

Description


The 128Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM.

The 128Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a *2n* prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128Mb DDR SDRAM effectively consists of a single *2n*-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edgealigned with data for Reads and center-aligned with data for Writes.

The 128<u>Mb</u>DDR SDRAM operates from a differ<u>ential</u> clock (CK and CK; the crossing of CK going high and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the



- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Burst lengths: 2, 4, or 8
- CAS Latency: 2, 2.5
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- 15.6µs Maximum Average Periodic Refresh Interval
- 2.5V (SSTL_2 compatible) I/O
- $V_{DDQ} = 2.5V \pm 0.2V$
- V_{DD} = 2.5V ± 0.2V
- For -6 speed grade : Support PC2700 modules.
- · For -66 speed grade : Support PC2400 modules
- · Package :
 - 66pin TSOP-II
 - 60ball 0.8mmx1.0mm pitch CSP

Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

DataShe

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

DataShee **Preliminary** 08/01 1





DataSheel**Areliminary** 08/01

www.DataSheet4U.com

© NANYA TECHNOLOGY CORP. All rights reserved. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.



Pin Configuration - 60 ball ; 0.8mmx1.0mm Pitch ; CSP

2

VDDQ

VSSQ

VSS

CLK

NC A11

A8

A6

A4

A4

VSSQ NC NC VDDQ NC VSSQ

1

NC

NC

VREF

	32 X 4		
3		7	8
VSS	A	VDD	NC
DQ3	В	DQ0	VSSQ
NC	c	NC	VDDQ
DQ2	D	DQ1	VSSQ
DQS] E	DNU	VDDQ
DQM	F	NC	VDD
CLK	G	WE	CAS
CKE] н	RAS	CS
A9	J	BA1	BA0
A7	ĸ	A0	A10/AP
A5] L	A2	A1
VSS	M	VDD	A3

9

VDDQ

NC

NC

NC

NC

NC

et4U.com

16 X 8 2 3 1 VSSQ DQ7 VSS А NC VDDQ DQ6 В NC VSSQ DQ5 С NC VDDQ DQ4 D DQS NC VSSQ Е VREF VSS DQM F CLK CLK G NC CKE Н A11 A9 J A8 A7 Κ A5 A6 L

VSS

8	9
DQ0	VDDQ
VSSQ	NC
VDDQ	NC
VSSQ	NC
VDDQ	NC
VDD	NC
CAS	
CS	
BA0	
A10/AP	
A1	
A3	
	DQ0 VSSQ VDDQ VSSQ VDDQ VDD CAS BA0 A10/AP

DataSheet**Areliminary** 08/01

3

Μ

www.DataSheet4U.com

DataShe

© NANYA TECHNOLOGY CORP. All rights reserved. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

DataSheet4U.com

128Mb DDR333/300 SDRAM



Input/Output Functional Description

Symbol	Туре	Function	
ск, <u>ск</u>	Input	Clock: CK and CK are differential clock inputs. All address and <u>control</u> input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is refer- enced to the crossings of CK and CK (both directions of crossing).	
СКЕ	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh.	
CS	Input	Chip Select: All commands are masked when \overline{CS} is registered high. \overline{CS} provides for external bank selection on systems with multiple banks. \overline{CS} is considered part of the command code.	
RAS, CAS, WE	Input	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered.	
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.During a Read, DM can be driven high, low, or floated.	
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.	
A0 - A11	Input	Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command.	DataSh
DQ	Input/Output	Data Input/Output: Data bus.	
DQS	Input/Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.	
NC		No Connect: No internal electrical connection is present.	
DNU		Electrical connection is present. Should not be connected at second level of assembly.	
V _{DDQ}	Supply	DQ Power Supply: $2.5V \pm 0.2V$.	
V _{SSQ}	Supply	DQ Ground	
V _{DD}	Supply	Power Supply: $2.5V \pm 0.2V$.	
V _{SS}	Supply	Ground	
V _{REF}	Supply	SSTL_2 reference voltage: $(V_{DDQ} / 2) \pm 1\%$.	

DataSheet**Preliminary** 08/01



Ordering Information


Part Number	Org.	CAS Latency	Clock (MHz)	CAS Latency	Clock (MHz)	Speed	Package	
NT5DS32M4AT-6	x 4	2.5	166	2	133	DDR333		
NT5DS16M8AT-6	x 8	2.5	100	2	155	DDR333		
NT5DS32M4AT-66	x 4	2.5	150	2	133	DDR300	66 pin TSOP-II	
NT5DS16M8AT-66	x 8	2.5	150	2	155	DDR300		
NT5DS32M4AW-6	x 4	2.5	166	2	133	DDR333		
NT5DS16M8AW-6	x 8	2.0	100	2	133	DDR333	60 ball CSP	
NT5DS32M4AW-66	x 4	2.5	150	2	100		ou ball CSP	
NT5DS16M8AW-66	x 8	2.5	150	2	133	DDR300		

et4U.com

DataSheet4U.com




Block Diagram (32Mb x 4)



DataSheet4U.com



Block Diagram (16Mb x 8)





Mode Register Operation

	BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	Address Bus
	0*	0*	С	perati	ating Mode				S Late	ncy	вт	Bu	rst Len	gth	Mode Register
															-
A11 - A9	A8	A7	A6 - A	40	Operating Mode						•				
0	0	0	Valio	l t	Normal operation Do not reset DLL					A3	-	urst ype			
0	1	0	Valio	1 E	Normal operation in DLL Reset				0 1		uential rleave				
0	0	1	VS*	*	Vendor-Specific Test Mode			L		inte	lieave				
_	_	_			Res	erved									
						01100									
				CAS	Later						l	Burst	Leng	th	,
		A6	A5	CAS A4			ncy			A2	A1		Leng	*	rst Length
		A6 0				су		•		A2 0				Bui	rst Length leserved
			A5	A4		icy Late	rved	↓ 			A1		A0	Bui	<u> </u>
		0	A5 0	A4 0		Late Rese	rved rved			0	A1 0		A0 0	Bui	leserved
		0 0	A5 0 0	A4 0 1		Late Rese Rese 2 Rese	rved rved rved			0 0	A1 0 0		A0 0 1	Bui	Leserved 2
		0 0 0	A5 0 0 1	A4 0 1 0		Late Rese Rese 2 Rese	rved rved rved			0 0 0 0	A1 0 0 1		A0 0 1 0	¥ Bui R	leserved 2 4
		0 0 0 0	A5 0 0 1 1	A4 0 1 0 1		Late Rese Rese 2 Rese	rved rved rved rved	 		0 0 0 0	A1 0 0 1 1		A0 0 1 0 1	Bui R	leserved 2 4 8
		0 0 0 0 1	A5 0 1 1 0	A4 0 1 0 1 0		Late Rese Rese 2 Rese Rese	rved rved rved rved rved	heet4L		0 0 0 0 1	A1 0 0 1 1 0		A0 0 1 0 1 0	Bui R R R	leserved 2 4 8 leserved

VS** Vendor Specific

 * BA0 and BA1 must be 0, 0 to select the Mode Register

(vs. the Extended Mode Register).

DataShee **Preliminary** 08/01

et4U.com



Burst Definition

Dunat Lagath	Startir	ng Column Ao	ddress	Order of Access	es Within a Burst
Burst Length	A2	A1	A0	Type = Sequential	Type = Interleaved
-			0	0-1	0-1
2			1	1-0	1-0
		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
4		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
_	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
8	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

Notes:

et4U.com

1. For a burst length of two, A1-A i selects the two-data-element block; A0 selects the first access within the block.

DataShe

- 2. For a burst length of four, A2-A i selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-A i selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in *Burst Definition* on page 9.


Read Latency

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.







128Mb DDR333/300 SDRAM



Commands

Truth Tables 1a and 1b provide a reference of the commands supported by DDR SDRAM devices. A verbal description of each commands follows.

Truth Table 1a: Commands

Name (Function)	CS	RAS	CAS	WE	Address	MNE	Notes
Deselect (Nop)	н	Х	Х	Х	Х	NOP	1, 9
No Operation (Nop)	L	н	н	н	Х	NOP	1, 9
Active (Select Bank And Activate Row)	L	L	н	н	Bank/Row	ACT	1, 3
Read (Select Bank And Column, And Start Read Burst)	L	н	L	н	Bank/Col	Read	1, 4
Write (Select Bank And Column, And Start Write Burst)	L	н	L	L	Bank/Col	Write	1, 4
Burst Terminate	L	н	н	L	х	BST	1, 8
Precharge (Deactivate Row In Bank Or Banks)	L	L	н	L	Code	PRE	1, 5
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	н	Х	AR / SR	1, 6, 7
Mode Register Set	L	L	L	L	Op-Code	MRS	1, 2

1. CKE is high for all commands shown except Self Refresh.

 BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register.)

3. BA0-BA1 provide bank address and A0-A11 provide row address.

4. BA0, BA1 provide bank address; A0-A*i* provide column address (where *i* = 9 for x8 and 9, 11 for x4); A10 high enables the Auto Precharge feature (nonpersistent), A10 low disables the Auto Precharge feature.

5. A10 LOW: BA0, BA1 determine which bank is precharged.

A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care."

6. This command is auto refresh if CKE is high; Self Refresh if CKE is low.

7. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.

8. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts

9. Deselect and NOP are functionally interchangeable.

Truth Table 1b: DM Operation

Name (Function)	DM	DQs	Notes
Write Enable	L	Valid	1
Write Inhibit	Н	Х	1
1. Used to mask write data; provided coincident with the corresponding data.			

Auto Precharge

Auto Precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon completion of the Read or Write burst. Auto Precharge is nonpersistent in that it is either enabled or disabled for each individual Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This is determined as if an explicit Precharge command was issued at the earliest possible time without violating t_{RAS} (min). The user must not issue another command to the same bank until the precharge (t_{RP}) is completed.

The NTC DDR SDRAM devices supports the optional t_{RAS} lockout feature. This feature allows a Read command with Auto Pre-

128Mb DDR333/300 SDRAM

charge to be issued to a bank that has been activated (opened) but has not yet satisfied the t_{RAS}(min) specification. The t_{RAS}

Truth Table 2: Clock Enable (CKE)

- 1. CKE n is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. Command n is the command registered at clock edge n, and action n is a result of command n.
- 4. All states and sequences not shown are illegal or reserved.

	CKE n-1	CKEn			
Current State	Previous Cycle	Current Cycle	Command n	Action n	Notes
Self Refresh	L	L	Х	Maintain Self-Refresh	
Self Refresh	L	н	Deselect or NOP	Exit Self-Refresh	1
Power Down	L	L	Х	Maintain Power-Down	
Power Down	L	Н	Deselect or NOP	Exit Power-Down	
All Banks Idle	н	L	Deselect or NOP	Precharge Power-Down Entry	
All Banks Idle	н	L	Auto Refresh	Self Refresh Entry	
Bank(s) Active	н	L	Deselect or NOP	Active Power-Down Entry	
	Н	Н	See "Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)" on page 13		

 Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.

et4U.com

DataShe

12



Truth Table 3: Current State Bank n - Command to Bank n (Same Bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes	
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation	1-6	
,y	L	Н	Н	Н	No Operation	NOP. Continue previous operation	1-6	
	L	L	Н	Н	Active	Select and activate row	1-6	
Idle	L	L	L	Н	Auto Refresh		1-7	
	L	L	L	L	Mode Register Set		1-7	
	L	н	L	Н	Read	Select column and start Read burst	1-6, 10	
Row Active	L	н	L	L	Write	Select column and start Write burst	1-6, 10	
	L	L	н	L	Precharge	Deactivate row in bank(s)	1-6, 8	
Read	L	н	L	Н	Read	Select column and start new Read burst	1-6, 10	
(Auto Precharge	e L	L	н	L	Precharge	Truncate Read burst, start Precharge	1-6, 8	
Disabled)	L	н	н	L	Burst Terminate	Burst Terminate	1-6, 9	
Write	L	н	L	Н	Read	Select column and start Read burst	1-6, 10, 11	
(Auto Precharge	e L	н	L	L	Write	Select column and start Write burst	1-6, 10	
Disabled)	L	L	н	L	Precharge	Truncate Write burst, start Precharge	1-6, 8, 11	
Precharging: Row Activatir	g states r stat stat ing: Stat acti	must not rts with r te. rts with r ve" state	be interr registration registration	rupted b on of a F on of an	y a command issued to the sa Precharge command and ends Active command and ends wh	bled, and has not yet terminated or been term me bank. when t _{RP} is met. Once t _{RP} is met, the bank is nen t _{RCD} is met. Once t _{RCD} is met, the bank is d with Auto Precharge enabled and ends when	in the idle	
Write w/Auto Deselect or N	met D Prechar met NOP com stat g states r during the Stat	t. Once t _i ge Enab t. Once t _i nmands, tes. Allov must not ese state rts with r	_{RP} is mer led: Star _{RP} is mer or allowa vable cor be interr s.	t, the ba ts with re- ts, the ba able con mmands upted by on of an state.	nk is in the idle state. egistration of a Write comman nk is in the idle state. mmands to the other bank sho to the other bank are determing any executable command; D Auto Refresh command and e	d with Auto Precharge enabled and ends when d with Auto Precharge enabled and ends when uld be issued on any clock edge occurring dur ned by its current state and according to Truth eselect or NOP commands must be applied or nds when t _{RFC} is met. Once t _{RFC} is met, the D	n t _{RP} has been ring these n Table 4. n each positive	

DataSheel**Areliminary** 08/01

www.DataSheet4U.com

© NANYA TECHNOLOGY CORP. All rights reserved. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.



Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 1 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
A. 2016	Н	Х	Х	Х	Deselect	NOP/continue previous operation	1-6
Any	L	н	н	Н	No Operation	NOP/continue previous operation	1-6
Idle	х	х	х	х	Any Command Otherwise Allowed to Bank m		1-6
	L	L	н	Н	Active	Select and activate row	1-6
Row Activating,	L	н	L	Н	Read	Select column and start Read burst	1-7
Active, or Precharging	L	н	L	L	Write	Select column and start Write burst	1-7
	L	L	н	L	Precharge		1-6
Read	L	L	н	Н	Active	Select and activate row	1-6
(Auto Precharge	L	н	L	Н	Read	Select column and start new Read burst	1-7
Disabled)	L	L	н	L	Precharge		1-6
	L	L	н	Н	Active	Select and activate row	1-6
Write	L	н	L	Н	Read	Select column and start Read burst	1-8
(Auto Precharge Disabled)	L	н	L	L	Write	Select column and start new Write burst	1-7
	L	L	Н	L	Precharge		1-6

et4U.com

1. This table applies when CKE n-1 was high and CKE n is high (see:Truth Table 2: Clock Enable (CKE) and after t_{XSNR /} t_{XSRD} has been met (if the previous state was self refresh).

2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.

3. Current state definitions: Idle: The ba

The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.

Read:A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.Write:A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See note 10.

Write with Auto Precharge Enabled: See note 10. 4. Auto Refresh and Mode Register Set commands may only be issued when all banks are idle.

5. A Burst Terminate command cannot be issued to another bank; it applies to the bank represented by the current state only.

6. All states and sequences not shown are illegal or reserved.


7. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.

- 8. Requires appropriate DM masking.
- 9. A Write command may be applied after the completion of data output.
- 10. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t_{WR} ends, with t_{WR} measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t_{RP}) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).

DataSheet **Preliminary** 08/01

© NANYA TECHNOLOGY CORP. All rights reserved.

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.





Truth Table 4: Current State Bank n - Command to Bank m (Different bank) (Part 2 of 2)

Current State	CS	RAS	CAS	WE	Command	Action	Notes
	L	L	н	н	Active	Select and activate row	1-6
Read (With	L	н	L	н	Read	Select column and start new Read burst	1-7,10
Auto Precharge)	L	н	L	L	Write	Select column and start Write burst	1-7,9,10
	L	L	н	L	Precharge		1-6
	L	L	н	н	Active	Select and activate row	1-6
Write (With	L	н	L	н	H Read Select column and start Read burst		1-7,10
Auto Precharge)			1-7,10				
	L	L	н	L	Precharge		1-6
Idle: Row Active:	A ro in pi	ow in the rogress.	bank ha	as been		met. No data bursts/accesses and no register a	
Read: Write:	AR	ead burs				oled, and has not yet terminated or been termin oled, and has not yet terminated or been termin	
Read with Aut Write with Aut	o Prech	narge En	abled: S	ee note	10. DetaSheet/II. een		aleu.
	nate co	mmand o	cannot b	e issuec		II banks are idle. the bank represented by the current state only.	
	es listed	d in the C				es with Auto Precharge enabled and Reads or	Writes with
8. Requires appr	•		0	مطلعه م	and the of data autout		
					mpletion of data output.	d states can each be broken into two parts: the	
		0			Ũ	a states can each be broken into two parts. The	

D. The Read with Auto Precharge enabled or Write with Auto Precharge enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible Precharge command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when t_{WR} ends, with t_{WR} measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or t_{RP}) begins. During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, Active, Precharge, Read, and Write commands to the other bank may be applied; during the access period, only Active and Precharge commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between Read data and Write data must be avoided).

et4U.com

15



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{IN} , V _{OUT}	Voltage on I/O pins relative to V _{SS}	-0.5 to V _{DDQ} + 0.5	V
V _{IN}	Voltage on Inputs relative to V _{SS}	-0.5 to +3.6	V
V _{DD}	Voltage on V_{DD} supply relative to V_{SS}	-0.5 to +3.6	V
V _{DDQ}	Voltage on V_{DDQ} supply relative to V_{SS}	-0.5 to +3.6	V
T _A	Operating Temperature (Ambient)	0 to +70	°C
T _{STG}	Storage Temperature (Plastic)	-55 to +150	°C
PD	Power Dissipation	1.0	W
I _{OUT}	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

et4U.com

DataSheet4U.com



Capacitance

Parameter	Symbol	Min.	Max.	Units	Notes
Input Capacitance: CK, CK	Cl ₁	2.0	3.0	pF	1
Delta Input Capacitance: CK, CK	delta Cl ₁		0.25	pF	1
Input Capacitance: All other input-only pins (except DM)	Cl ₂	2.0	3.0	pF	1
Delta Input Capacitance: All other input-only pins (except DM)	delta Cl ₂		0.5	pF	1
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	4.0	5.0	pF	1, 2
Delta Input/Output Capacitance: DQ, DQS, DM	delta C _{IO}		0.5	pF	1
Output Capacitance: QFC	CO ₁	2.0	4.0	pF	1

V_{DDQ} = V_{DD} = 2.5V ± 0.2V (minimum range to maximum range), f = 100MHz, T_A = 25°C, VO_{DC} = V_{DDQ/2}, VO_{Peak -Peak} = 0.2V.
 Although DM is an input-only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is required to match input propagation times of DQ, DQS and DM in the system.

DC Electrical Characteristics and Operating Conditions

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; V_{DDO} = 2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V, \text{ see AC Characteristics})$

	Symbol	Parameter	Min	Max	Units	Notes	
	V _{DD}	Supply Voltage	2.3	2.7	V	1	
	V _{DDQ}	I/O Supply Voltage	2.3	2.7	V	1	
4U.com	V _{SS} , V _{SSQ}	Supply Voltage I/O Supply Voltage DataSheet4U.com	0	0	V		Da
	V _{REF}	I/O Reference Voltage	0.49 x V _{DDQ}	0.51 x V _{DDQ}	V	1, 2	
	V _{TT}	I/O Termination Voltage (System)	V _{REF} – 0.04	V _{REF} + 0.04	V	1, 3	
	V _{IH(DC)}	Input High (Logic1) Voltage	V _{REF} + 0.15	V _{DDQ} + 0.3	V	1	
	V _{IL(DC)}	Input Low (Logic0) Voltage	- 0.3	V _{REF} – 0.15	V	1	
	V _{IN(DC)}	Input Voltage Level, CK and CK Inputs	- 0.3	V _{DDQ} + 0.3	V	1	
	V _{ID(DC)}	Input Differential Voltage, CK and CK Inputs	0.30	V _{DDQ} + 0.6	V	1, 4	
	VI _{Ratio}	V-I Matching Pullup Current to Pulldown Current Ratio	0.71	1.4		5	
	łı	Input Leakage Current Any input $0V \le V_{IN} \le V_{DD}$; (All other pins not under test = 0V)	- 5	5	μA	1	
	I _{OZ}	Output Leakage Current (DQs are disabled; $0V \le V_{out} \le V_{DDQ}$	- 5	5	μA	1	
	I _{ОН}	Output Current: Nominal Strength Driver	- 16.8				
	I _{OL}	High current (V _{OUT} = V _{DDQ} -0.373V, min V _{REF} , min V _{TT}) Low current (V _{OUT} = 0.373V, max V _{REF} , max V _{TT})	16.8		mA	1	

1. Inputs are not recognized as valid until V_{REF} stabilizes.

2. V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed ± 2% of the DC value.

3. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF}.

4. V_{ID} is the magnitude of the difference between the input level on CK and the input level on CK

5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.

© NANYA TECHNOLOGY CORP. All rights reserved.

128Mb DDR333/300 SDRAM



DC Electrical Characteristics and Operating Conditions

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; V_{DDQ} = 2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V, \text{ see AC Characteristics})$

Symbol	Parameter	Min	Max	Units	Notes
I _{OHW}	Output Current: Weak Strength Driver	- 9.0			4
I _{OLW}	High current (V _{OUT} = V _{DDQ} -0.763V, min V _{REF} , min V _{TT}) Low current (V _{OUT} = 0.763V, max V _{REF} , max V _{TT})	9.0		mA	1

1. Inputs are not recognized as valid until V_{REF} stabilizes.

- V_{REF} is expected to be equal to 0.5 V_{DDQ} of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed ± 2% of the DC value.
- 3. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF}.
- 4. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK}
- 5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire tempera-ture and voltage range, for device drain to source voltages for 0.25 volts to 1.0 volts. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.

DataSheet4U.com

128Mb DDR333/300 SDRAM




AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, I_{DD} Specifications and Conditions, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to $\ensuremath{\mathsf{V}_{\text{SS}}}$.
- Tests for AC timing, I_{DD}, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between V_{IL(AC)} and V_{IH(AC)}.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input low (high) level.

AC Output Load Circuit Diagrams



DataSheet**Areliminary**

08/01



DQS/DQ/DM Slew Rate

Parameterl	Symbol	DDR333 (-6)		DDR (-6	300 6)	Unit	Notes
		Min	Max	Min	Max		
DCS/DQ/DM input slew rate	DC _{SLEW}	TBD	TBD	TBD	TBD	V/ns	1,2
2. DQS, DQ, and DM in	′ ।н (DC), V ⊩ (DC), and V ⊩ put slew rate is specified to n must be monotonic			a and preserve s	setup and hold	times. Signal ti	an-sition

et4U.com

DataSheet4U.com



AC Input Operating Conditions (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
V _{IH(AC)}	Input High (Logic 1) Voltage, DQ, DQS, and DM Signals	V _{REF} + 0.31		V	1, 2
V _{IL(AC)}	Input Low (Logic 0) Voltage, DQ, DQS, and DM Signals		V _{REF} – 0.31	V	1, 2
V _{ID(AC)}	Input Differential Voltage, CK and \overline{CK} Inputs	0.62	V _{DDQ} + 0.6	V	1, 2, 3
V _{IX(AC)}	Input Crossing Point Voltage, CK and CK Inputs	$0.5^{*}V_{DDQ} - 0.2$	$0.5^{*}V_{DDQ} + 0.2$	V	1, 2, 4

1. Input slew rate = 1V/ns.

2. Inputs are not recognized as valid until $V_{\mbox{\scriptsize REF}}$ stabilizes.

3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .

4. The value of V_{IX} is expected to equal 0.5^*V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

I_{DD} **Specifications and Conditions** (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics)

	Symbol	Parameter/Condition	DDR333 t _{CK} =6ns	DDR300 t _{CK} =6.6ns	Unit	Notes	
	I _{DD0}	Operating Current : one bank; active / precharge; $t_{RC} = t_{RC}$ (min); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	8	5	mA	1	
U.com	I _{DD1}	$\begin{array}{l} \textbf{Operating Current: one bank; active / read / precharge; Burst = 2; t_{RC} = t_{RC} \\ (min); CL = 2.5; l_{OUT} = 0mA; address and control inputs changing once per clock \\ cycle \\ \hline DataSheet4U.com \\ \end{array}$	1	10	mA	1	DataShe
	I _{DD2P}	Precharge Power-Down Standby Current : all banks idle; power-down mode; CKE \leq V _{IL} (max)	1	5	mA	1	Dent
	I _{DD2N}	Idle Standby Current: $\overline{CS} \ge V_{IH}$ (min); all banks idle; $CKE \ge V_{IH}$ (min); address and control inputs changing once per clock cycle	3	5	mA	1	
	I _{DD3P}	Active Power-Down Standby Current: one bank active; power-down mode; CKE \leq V _{IL} (max)	1	5	mA	1	
	I _{DD3N}	Active Standby Current: one bank; active / precharge; $\overline{CS} \ge V_{IH}$ (min); CKE $\ge V_{IH}$ (min); t _{RC} = t _{RAS} (max); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	60		mA	1	
	I _{DD4R}	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; $CL = 2.5$; $I_{OUT} = 0mA$	1	65	mA	1	
	I _{DD4W}	Operating Current : one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL = 2.5	150		mA	1	
	I _{DD5}	Auto-Refresh Current: t _{RC} = t _{RFC} (min)	1	70	mA	1	
	I _{DD6}	Self-Refresh Current: CKE ≤ 0.2V	:	3	mA	1, 2	
	I _{DD7}	Operating current : four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t $RC = t RC$ (min); I OUT = 0mA.	1:	50	mA	1	

DataSheet**Breliminary** 08/01



Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications

(0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics) (Part 1 of 2)

			-	DDF	333	DDR300		Linit Notes]
	Symbol	Parameter		Min	Max	Min	Max	Unit	Notes	
	t _{AC}	DQ output access time from CK/CK		- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4	=
	t _{DQSCK}	DQS output access time from CK/C	ĸ	- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4	-
	t _{CH}	CK high-level width		0.45	0.55	0.45	0.55	t _{CK}	1-4	-
	t _{CL}	CK low-level width		0.45	0.55	0.45	0.55	t _{CK}	1-4	
	t _{СК}		CL = 2.5	6	12	6.6	12	ns	1-4	
		Clock cycle time		7.5	12	7 5	40			
	t _{CK}		CL = 2.0	10	12	7.5	12	ns	1-4	
	t _{DH}	DQ and DM input hold time	·	0.45		0.5		ns	1-4	
	t _{DS}	DQ and DM input setup time		0.45		0.5		ns	1-4	
	t _{DIPW}	DQ and DM input pulse width (each	input)	1.75		1.75		ns	1-4	
	t _{HZ}	Data-out high-impedance time from	CK/CK	- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4, 5	
	t _{LZ}	Data-out low-impedance time from (- 0.7	+ 0.7	- 0.75	+ 0.75	ns	1-4, 5		
	t _{DQSQ}	DQS-DQ skew (DQS & associated I		+ 0.4		+ 0.5	ns	1-4		
et4U.com	t _{HP}	minimum half clk period for any give defined by clk high (t _{CH}) or clk low (t	^t сн or et4tcicom	l	t _{CH} or t _{CL}		t _{СК}	1-4	DataShee	
	t _{QH}	Data output hold time from DQS	t _{HP} -t _{QHS}		t _{HP} -t _{QHS}		t _{CK}	1-4	Data	
	t _{DQSS}	Write command to 1st DQS latching	0.75	1.25	0.75	1.25	t _{CK}	1-4	-	
	t _{DQSL,H}	DQS input low (high) pulse width (w	0.35		0.35		t _{CK}	1-4		
	t _{DSS}	DQS falling edge to CK setup time (write cycle)	0.2		0.2		t _{СК}	1-4	
	t _{DSH}	DQS falling edge hold time from CK	(write cycle)	0.2		0.2		^t ск	1-4	
	t _{MRD}	Mode register set command cycle ti	me	2		2		^t ск	1-4	
	t _{WPRES}	Write preamble setup time		0		0		ns	1-4, 7	
	t _{WPST}	Write postamble		0.40	0.60	0.40	0.60	t _{CK}	1-4, 6	
	t _{WPRE}	Write preamble		0.25		0.25		t _{CK}	1-4	
	t _{IH}	Address and control input hold time (fast slew rate)		0.75		0.9		ns	2-4, 9,11,12	
	t _{IS}	Address and control input setup time (fast slew rate)	e	0.75		0.9		ns	2-4, 9,11,12	
	t _{IH}	Address and control input hold time (slow slew rate)		0.8		1.0		ns	2-4, 12-14	
	t _{IS}	Address and control input setup time (slow slew rate)	9	0.8		1.0		ns	2-4, 12-14	
	t _{IPW}	Input pulse width		2.2		2.2		ns	2-4, 12	
	t _{RPRE}	Read preamble		0.9	1.1	0.9	1.1	t _{CK}	1-4	1
	t _{RPST}	Read postamble	0.40	0.60	0.40	0.60	t _{CK}	1-4		
	t _{RAS}	Active to Precharge command				45	120,000	ns	1-4	
	t _{RC}	Active to Active/Auto-refresh comma	and period	60		65		ns	1-4	1

DataSheet**Areliminary** 08/01

www.DataSheet4U.com

© NANYA TECHNOLOGY CORP. All rights reserved. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.



128Mb DDR333/300 SDRAM

Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications (0 °C \leq T_A \leq 70 °C; V_{DDQ} = 2.5V \pm 0.2V; V_{DD} = 2.5V \pm 0.2V, See AC Characteristics) (Part 2 of 2)

<u> </u>		DDF	333	DDF	300		N 1 <i>i</i>
Symbol	Parameter	Min	Max	Min	Max	Unit	Notes
t _{RFC}	Auto-refresh to Active/Auto-refresh command period	72		75		ns	1-4
t _{RCD}	Active to Read or Write delay	18		20		ns	1-4
t _{RAP}	Active to Read Command with Autoprecharge	18		20		ns	1-4
t _{RP}	Precharge command period	18		20		ns	1-4
t _{RRD}	Active bank A to Active bank B command	12		15		ns	1-4
t _{WR}	Write recovery time	15		15		ns	1-4
t _{DAL}	Auto precharge write recovery + precharge time	(t _{WR} /t _{CK)} + (t _{RP} /t _{CK)}		(t _{WR} /t _{CK)} + (t _{RP} /t _{CK)}		^t ск	1-4,13
t _{WTR}	Internal write to read command delay	1		1		t _{CK}	1-4
t _{XSNR}	Exit self-refresh to non-read command	75		75		ns	1-4
t _{XSRD}	Exit self-refresh to read command	200		200		t _{CK}	1-4
t _{REFI}	Average Periodic Refresh Interval		15.6		15.6	μs	1-4, 8

et4U.com

DataSheet4U.com



Electrical Characteristics & AC Timing for DDR266/DDR200 - Absolute Specifications Notes

1. Input slew rate = 1V/ns.

- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is VREF.
- 3. Inputs are not recognized as valid until VREF stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is VTT .
- 5. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid
 - transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on t DQSS.
- 8. A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 9. For command/address input slew rate \geq 1.0V/ns. Slew rate is measured between V OH (AC) and V OL (AC).
- 10. For command/address input slew rate \geq 0.5V/ns and < 1.0V/ns. Slew rate is measured between VOH (AC) and V OL (AC).
- 11. CK/CK slew rates are \geq 1.0V/ns.
- 12. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
- 13. For each of the terms in parentheses, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.

et4U.com

DataSheet4U.com



14. An input setup and hold time derating table is used to increase t IS and t IH in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	delta (t IS)	delta (t IH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+50	0	ps	1,2
0.3 V/ns	+100	0	ps	1,2

1. Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

15. An input setup and hold time derating table is used to increase t DS and t DH in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	delta (t DS)	delta (t DH)	Unit	Notes
0.5 V/ns	0	0	ps	1,2
0.4 V/ns	+75	+75	ps	1,2
0.3 V/ns	+150	+150	ps	1,2

1. I/O slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on eachdevice.

DataShe

16. An I/O Delta Rise, Fall Derating table is used to increase t DS and t DH) in the case where DQ, DM, and DQS slew rates differ.

Input Slew Rate	delta (t DS)	delta (t DH)	Unit	Notes
0.0 V/ns	0	0	ps	1,2,3,4
0.25 V/ns	+50	+50	ps	1,2,3,4
0.5 V/ns	+100	+100	ps	1,2,3,4

1. Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.

2. Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.

3. The delta rise, fall rate is calculated as: [1/(slew rate 1)] - [1/(slew rate 2)]

For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns

Delta rise, fall = (1/0.5) - (1/0.4) [ns/V]

= -0.5 ns/V


Using the table above, this would result in an increase in t $\ensuremath{\text{DS}}$ and t $\ensuremath{\text{DH}}$ of 100 ps.

4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.

et4U.com



Package Dimensions (400mil; 66 lead; Thin Small Outline Package)




DataSheet Preliminary
08/01

www.DataSheet4U.com

© NANYA TECHNOLOGY CORP. All rights reserved. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.



Package Dimensions (60 ball; 0.8mmx1.0mm Pitch; CSP Package)



et4U.com

Note : All dimensions are typical unless otherwise stated. Unit : Millimeters