

JFET Chopper Transistor N–Channel — Depletion

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain–Gate Voltage	V _{DG}	-35	Vdc
Gate-Source Voltage	V _{GS}	-35	Vdc
Gate Current	I _G	50	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	P _D	350 2.8	mW mW/°C
Lead Temperature	ΤL	300	°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C



J112




FI FOTRICAL CHARACTERISTICS ($T_A = 25^{\circ}$ C unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
DFF CHARACTERISTICS	<u>.</u>			
Gate–Source Breakdown Voltage $(I_G = -1.0 \ \mu Adc)$	V _{(BR)GSS}	35	_	Vdc
Gate Reverse Current (V _{GS} = -15 Vdc)	I _{GSS}	—	-1.0	nAdc
Gate Source Cutoff Voltage (V_{DS} = 5.0 Vdc, I_D = 1.0 μ Adc)	V _{GS(off)}	-1.0	-5.0	Vdc
Drain–Cutoff Current (V _{DS} = 5.0 Vdc, V _{GS} = -10 Vdc)	I _{D(off)}	—	1.0	nAdc
ON CHARACTERISTICS				
Zero-Gate-Voltage Drain Current ⁽¹⁾ (V _{DS} = 15 Vdc)	I _{DSS}	5.0	_	mAdc
Static Drain–Source On Resistance (V _{DS} = 0.1 Vdc)	r _{DS(on)}	—	50	Ω
Drain Gate and Source Gate On–Capacitance $(V_{DS} = V_{GS} = 0, f = 1.0 \text{ MHz})$	C _{dg(on)} + C _{sg(on)}	-	28	pF
Drain Gate Off–Capacitance $(V_{GS} = -10 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{dg(off)}	—	5.0	pF
Source Gate Off–Capacitance ($V_{GS} = -10$ Vdc, f = 1.0 MHz)	C _{sg(off)}	—	5.0	pF

1. Pulse Width = 300 μ s, Duty Cycle = 3.0%.





TYPICAL SWITCHING CHARACTERISTICS






Figure 2. Rise Time




Figure 3. Turn–Off Delay Time




Figure 5. Switching Time Test Circuit




Figure 4. Fall Time

NOTE 1

The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage (-VGG). The Drain-Source Voltage (V_{DS}) is slightly lower than Drain Supply Voltage (V_{DD}) due to the voltage divider. Thus Reverse Transfer Capacitance (C_{rss}) or Gate-Drain Capacitance (C_{gd}) is charged to V_{GG} + V_{DS}.

During the turn-on interval, Gate-Source Capacitance (Cgs) discharges through the series combination of R_{Gen} and R_K. C_{gd} must discharge to $V_{DS(on)}$ through R_G and R_K in series with the parallel combination of effective load impedance (R'D) and Drain-Source Resistance (rds). During the turn-off, this charge flow is reversed.

Predicting turn-on time is somewhat difficult as the channel resistance r_{ds} is a function of the gate-source voltage. While C_{gs} discharges, V_{GS} approaches zero and r_{ds} decreases. Since C_{gd} discharges through rds, turn-on time is non-linear. During turn-off, the situation is reversed with r_{ds} increasing as C_{qd} charges.

The above switching curves show two impedance conditions; 1) R_K is equal to R_D , which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2) $R_{K} = 0$ (low impedance) the driving source impedance is that of the generator.




Figure 6. Typical Forward Transfer Admittance

100 mA

125 mA

75 mA

200

120

80

40

0

0

1.0

2.0

3.0

rds(on), DRAIN-SOURCE ON-STATE RESISTANCE (OHMS)


IDSS

mΑ 160

25

mΑ

50 mA







Figure 8. Effect of Gate-Source Voltage **On Drain–Source Resistance**

4.0

V_{GS}, GATE-SOURCE VOLTAGE (VOLTS)

5.0

6.0






Figure 9. Effect of Temperature On Drain–Source On–State Resistance

NOTE 2

The Zero–Gate–Voltage Drain Current (I_{DSS}), is the principle determinant of other J-FET characteristics. Figure 10 shows the relationship of Gate-Source Off Voltage $(V_{GS(off)} \text{ and }$ Drain-Source On Resistance (rds(on)) to IDSS. Most of the devices will be within $\pm 10\%$ of the values shown in Figure 10. This data will be useful in predicting the characteristic variations for a given part number.

For example:

Unknown


 $r_{ds(on)}$ and V_{GS} range for an J112

The electrical characteristics table indicates that an J112 has an I_{DSS} range of 25 to 75 mA. Figure 10, shows $r_{ds(on)}$ = 52 Ohms for I_{DSS} = 25 mA and 30 Ohms for I_{DSS} = 75 mA. The corresponding V_{GS} values are 2.2 volts and 4.8 volts.

J112

PACKAGE DIMENSIONS

TO-92 (TO-226AA) CASE 29-11 **ISSUE AL**



STYLE 5: PIN 1. DRAIN SOURCE 2. 3. GATE

NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- CONTROLLING DIMENSION: INCH. CONTOUR OF PACKAGE BEYOND DIMENSION R 3.
- 4
- IS UNCONTROLLED. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
Ν	0.080	0.105	2.04	2.66
Ρ		0.100		2.54
R	0.115		2.93	
۷	0.135		3.43	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and a retrademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

- German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) French
- Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)
- Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.