

## Features

- 72-Pin JEDEC Standard Single-In-Line Memory Module
- Performance:

|                  |                          | -6R   | -70   |
|------------------|--------------------------|-------|-------|
| t <sub>RAC</sub> | RAS Access Time          | 60ns  | 70ns  |
| t <sub>CAC</sub> | CAS Access Time          | 17ns  | 20ns  |
| t <sub>AA</sub>  | Access Time From Address | 30ns  | 35ns  |
| t <sub>RC</sub>  | Cycle Time               | 104ns | 124ns |
| t <sub>HPC</sub> | EDO Mode Cycle Time      | 25ns  | 30ns  |

- High Performance CMOS process

- Thin outline (.154" 8MB TSOP version)
- Single 5V  $\pm$  0.5V Power Supply
- Low current consumption
- All inputs & outputs are fully TTL & CMOS compatible
- Extended Data Out (EDO) access cycle
- Refresh Modes:  $\overline{\text{RAS}}$ -Only, CBR, and Hidden Refresh
- 1024 refresh cycles distributed across 16ms
- 10/10 Addressing (Row/Column)
- Optimized for use in byte-write, non-parity applications.
- Only Tin/Lead version available
- DRAMS in TSOP or SOJ packages

## Description

The IBM11D2325L is an 8MB industry standard 72-pin 4-byte single in-line memory module (SIMM) manufactured using EDO DRAMs. The module is organized as a 2Mx32 high speed memory array, and is configured as two 1Mx32 banks - each independently selectable via unique  $\overline{\text{RAS}}$  inputs. The assembly is intended for use in 16, 32 and 64 bit applications. It is manufactured with four 1Mx16 devices, each in a 400mil TSOP or SOJ package, and is compatible with the JEDEC 72-Pin SIMM standard.


The use of EDO DRAMs allows for a reduction in

Page Mode cycle time from 40ns (Fast Page) to 25ns (EDO, 6Rns sort). The TSOP versions allow tight SIMM spacing (.3" on center). Input loading is consistent with 4Mb-based assemblies due to the addition of discrete capacitors maximizing compatibility at the system-level.

The IBM11D1325L is a 4MB half populated version, manufactured with two 1Mx16 devices, each in a 400mil TSOP or SOJ package.

The IBM 72-Pin SIMMs provide a high performance, flexible 4-byte interface in a 4.25" long footprint.

## Card Outline



## Pin Description

|                                                     |                          |
|-----------------------------------------------------|--------------------------|
| $\overline{\text{RAS0}}$ , $\overline{\text{RAS2}}$ | Row Address Strobe (4MB) |
| $\overline{\text{RAS1}}$ - $\overline{\text{RAS3}}$ | Row Address Strobe (8MB) |
| $\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$ | Column Address Strobe    |
| $\overline{\text{WE}}$                              | Read/write Input         |
| A0 - A9                                             | Address Inputs           |
| DQ0-7, 9-16,<br>18-25, 27-34                        | Data Input/output        |
| $V_{\text{CC}}$                                     | Power (+5V)              |
| $V_{\text{SS}}$                                     | Ground                   |
| NC                                                  | No Connect               |
| PD1 - PD4                                           | Presence Detects         |

## Pinout

| Pin# | Name            | Pin# | Name                       | Pin# | Name            |
|------|-----------------|------|----------------------------|------|-----------------|
| 1    | $V_{\text{SS}}$ | 25   | DQ24                       | 49   | DQ9             |
| 2    | DQ0             | 26   | DQ7                        | 50   | DQ27            |
| 3    | DQ18            | 27   | DQ25                       | 51   | DQ10            |
| 4    | DQ1             | 28   | A7                         | 52   | DQ28            |
| 5    | DQ19            | 29   | NC                         | 53   | DQ11            |
| 6    | DQ2             | 30   | $V_{\text{CC}}$            | 54   | DQ29            |
| 7    | DQ20            | 31   | A8                         | 55   | DQ12            |
| 8    | DQ3             | 32   | A9                         | 56   | DQ30            |
| 9    | DQ21            | 33   | $\overline{\text{RAS3}}^*$ | 57   | DQ13            |
| 10   | $V_{\text{CC}}$ | 34   | $\overline{\text{RAS2}}$   | 58   | DQ31            |
| 11   | NC              | 35   | NC                         | 59   | $V_{\text{CC}}$ |
| 12   | A0              | 36   | NC                         | 60   | DQ32            |
| 13   | A1              | 37   | NC                         | 61   | DQ14            |
| 14   | A2              | 38   | NC                         | 62   | DQ33            |
| 15   | A3              | 39   | $V_{\text{SS}}$            | 63   | DQ15            |
| 16   | A4              | 40   | $\overline{\text{CAS0}}$   | 64   | DQ34            |
| 17   | A5              | 41   | $\overline{\text{CAS2}}$   | 65   | DQ16            |
| 18   | A6              | 42   | $\overline{\text{CAS3}}$   | 66   | NC              |
| 19   | NC              | 43   | $\overline{\text{CAS1}}$   | 67   | PD1             |
| 20   | DQ4             | 44   | $\overline{\text{RAS0}}$   | 68   | PD2             |
| 21   | DQ22            | 45   | $\overline{\text{RAS1}}^*$ | 69   | PD3             |
| 22   | DQ5             | 46   | NC                         | 70   | PD4             |
| 23   | DQ23            | 47   | $\overline{\text{WE}}$     | 71   | NC              |
| 24   | DQ6             | 48   | NC                         | 72   | $V_{\text{SS}}$ |

1. \*  $\overline{\text{RAS1}}$  and  $\overline{\text{RAS3}}$  are "NC" on 4MB SIMM.


## Ordering Information

| Part Number      | Organization | Speed | Addr. | Leads | Dimensions         | 1Mx16 Package | DRAM Die Revision | Notes |   |  |
|------------------|--------------|-------|-------|-------|--------------------|---------------|-------------------|-------|---|--|
| IBM11D1325LC-6R  | 1M x 32      | 6Rns  | 10/10 | Sn/Pb | 4.25" x 1" x .104" | TSOP          | D                 | 1     |   |  |
| IBM11D1325LC-70  | 1M x 32      | 70ns  |       |       | 4.25" x 1" x .154" |               |                   | 1     |   |  |
| IBM11D2325LC-6R  | 2M x 32      | 6Rns  |       |       |                    |               |                   | 1, 2  |   |  |
| IBM11D2325LC-70  | 2M x 32      | 70ns  |       |       |                    |               |                   |       | 2 |  |
| IBM11D1325LD-6RJ | 1M x 32      | 6Rns  |       |       | 4.25" x 1" x .205" | SOJ           | E                 | 1, 2  |   |  |
| IBM11D1325LD-70J | 1M x 32      | 70ns  |       |       | 4.25" x 1" x .360" |               |                   | 2     |   |  |
| IBM11D2325LD-6RJ | 2M x 32      | 6Rns  |       |       |                    |               |                   | 1, 2  |   |  |
| IBM11D2325LD-70J | 2M x 32      | 70ns  |       |       |                    |               |                   | 2     |   |  |

1. 6Rns speed sort has  $t_{\text{CAC}}$  of 17ns

2. DRAM package designator appended to speed portion of part number on assemblies beginning with DRAM die rev E.

## Block Diagram



## Truth Table

| Function                       |       | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{WE}}$ | Row Address | Column Address | All DQ bits    |
|--------------------------------|-------|-------------------------|-------------------------|------------------------|-------------|----------------|----------------|
| Standby                        |       | H                       | H→X                     | X                      | X           | X              | High Impedance |
| Read                           |       | L                       | L                       | H                      | Row         | Col            | Valid Data Out |
| Early-Write                    |       | L                       | L                       | L                      | Row         | Col            | Valid Data In  |
| EDO Mode - Read:<br>1st Cycle  |       | L                       | H→L                     | H                      | Row         | Col            | Valid Data Out |
| Subsequent Cycles              |       | L                       | H→L                     | H                      | N/A         | Col            | Valid Data Out |
| EDO Mode - Write:<br>1st Cycle |       | L                       | H→L                     | L                      | Row         | Col            | Valid Data In  |
| Subsequent Cycles              |       | L                       | H→L                     | L                      | N/A         | Col            | Valid Data In  |
| RAS-Only Refresh               |       | L                       | H                       | X                      | Row         | N/A            | High Impedance |
| CAS-Before-RAS Refresh         |       | H→L                     | L                       | H                      | X           | X              | High Impedance |
| Hidden Refresh                 | Read  | L→H→L                   | L                       | H                      | Row         | Col            | Data Out       |
|                                | Write | L→H→L                   | L                       | L                      | Row         | Col            | Data In        |

## Presence Detect

| Pin | 1M x 32         |                 | 2M x 32 |                 |
|-----|-----------------|-----------------|---------|-----------------|
|     | -6R             | -70             | -6R     | -70             |
| PD1 | V <sub>SS</sub> | V <sub>SS</sub> | NC      | NC              |
| PD2 | V <sub>SS</sub> | V <sub>SS</sub> | NC      | NC              |
| PD3 | NC              | V <sub>SS</sub> | NC      | V <sub>SS</sub> |
| PD4 | NC              | NC              | NC      | NC              |

1. NC= OPEN, V<sub>SS</sub> = GND



## Absolute Maximum Ratings

| Symbol    | Parameter                    | Rating                              | Units | Notes |
|-----------|------------------------------|-------------------------------------|-------|-------|
| $V_{CC}$  | Power Supply Voltage         | -1.0 to +7.0                        | V     | 1     |
| $V_{IN}$  | Input Voltage                | -0.5 to min ( $V_{CC} + 0.5$ , 7.0) | V     | 1     |
| $V_{OUT}$ | Output Voltage               | -0.5 to min ( $V_{CC} + 0.5$ , 7.0) | V     | 1     |
| $T_{OPR}$ | Operating Temperature        | 0 to +70                            | °C    | 1     |
| $T_{STG}$ | Storage Temperature          | -55 to +125                         | °C    | 1     |
| $P_D$     | Power Dissipation            | 1.8 (4MB) 3.6 (8MB)                 | W     | 1, 2  |
| $I_{OUT}$ | Short Circuit Output Current | 50                                  | mA    | 1     |

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power occurs when all banks are active (refresh cycle).

## Recommended DC Operating Conditions ( $T_A = 0$ to $70^{\circ}\text{C}$ )

| Symbol   | Parameter          | Min  | Typ | Max            | Units | Notes |
|----------|--------------------|------|-----|----------------|-------|-------|
| $V_{CC}$ | Supply Voltage     | 4.5  | 5.0 | 5.5            | V     | 1     |
| $V_{IH}$ | Input High Voltage | 2.4  | —   | $V_{CC} + 0.5$ | V     | 1, 2  |
| $V_{IL}$ | Input Low Voltage  | -0.5 | —   | 0.8            | V     | 1, 2  |

1. All voltages referenced to  $V_{SS}$ .
2.  $V_{IH}$  may overshoot to  $V_{CC} + 2.0\text{V}$  for pulse widths of  $\leq 4.0\text{ns}$  (or  $V_{CC} + 1.0\text{V}$  for  $\leq 8.0\text{ns}$ ). Additionally,  $V_{IL}$  may undershoot to  $-2.0\text{V}$  for pulse widths  $\leq 4.0\text{ns}$  (or  $-1.0\text{V}$  for  $\leq 8.0\text{ns}$ ). Pulse widths measured at 50% points with amplitude measured peak to DC reference.

## Capacitance ( $T_A = 0$ to $+70^{\circ}\text{C}$ , $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$ )

| Symbol    | Parameter                                                                             | 1M x 32<br>Max | 2M x 32<br>Max | Units |
|-----------|---------------------------------------------------------------------------------------|----------------|----------------|-------|
| $C_{I1}$  | Input Capacitance (A0-A9)                                                             | 51             | 98             | pF    |
| $C_{I2}$  | Input Capacitance (1MB: $\overline{\text{RAS}}0$ , 2MB: $\overline{\text{RAS}}0$ , 1) | 39             | 40             | pF    |
| $C_{I3}$  | Input Capacitance (1MB: $\overline{\text{RAS}}2$ , 2MB: $\overline{\text{RAS}}2$ , 3) | 33             | 40             | pF    |
| $C_{I4}$  | Input Capacitance (CAS)                                                               | 18             | 51             | pF    |
| $C_{I5}$  | Input Capacitance ( $\overline{\text{WE}}$ )                                          | 62             | 103            | pF    |
| $C_{I/O}$ | Output Capacitance (All DQ, PQ)                                                       | 16             | 22             | pF    |

# DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0V ± 0.5V)

| Symbol            | Parameter                                                                                                                                               |            | 1M x 32 |                 | 2M x 32 |                 | Units | Notes   |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|------------|---------|-----------------|---------|-----------------|-------|---------|
|                   |                                                                                                                                                         |            | Min     | Max             | Min     | Max             |       |         |
| I <sub>CC1</sub>  | Operating Current<br>Average Power Supply Operating Current<br>(RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)                       | -6R        | —       | 330             | —       | 334             | mA    | 1, 2, 3 |
|                   |                                                                                                                                                         | -70        | —       | 280             | —       | 284             |       |         |
| I <sub>CC2</sub>  | Standby Current (TTL)<br>Power Supply Standby Current<br>(RAS = CAS ≥ V <sub>IH</sub> )                                                                 |            | —       | 4               | —       | 8               | mA    |         |
| I <sub>CC3</sub>  | RAS Only Refresh Current<br>Average Power Supply Current, RAS Only Mode<br>(RAS Cycling, CAS ≥ V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> min) | -6R        | —       | 330             | —       | 334             | mA    | 1, 3, 4 |
|                   |                                                                                                                                                         | -70        | —       | 280             | —       | 284             |       |         |
| I <sub>CC4</sub>  | EDO Mode Current<br>Average Power Supply Current, EDO Mode<br>(RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>HPC</sub> = t <sub>HPC</sub> min)   | -6R        | —       | 180             | —       | 184             | mA    | 1, 2, 3 |
|                   |                                                                                                                                                         | -70        | —       | 160             | —       | 164             |       |         |
| I <sub>CC5</sub>  | Standby Current (CMOS)<br>Power Supply Standby Current<br>(RAS = CAS = V <sub>CC</sub> - 0.2V)                                                          |            | —       | 2               | —       | 4               | mA    |         |
| I <sub>CC6</sub>  | CAS Before RAS Refresh Current<br>Average Power Supply Current, CAS Before RAS Mode<br>(RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)       | -6R        | —       | 330             | —       | 334             | mA    | 1, 3, 4 |
|                   |                                                                                                                                                         | -70        | —       | 280             | —       | 284             |       |         |
| I <sub>I(L)</sub> | Input Leakage Current<br>Input Leakage Current, any input<br>(0.0 ≤ V <sub>IN</sub> ≤ (V <sub>CC</sub> - 6.0V))<br>All Other Pins Not Under Test = 0V   | RAS        | -10     | +10             | -10     | +10             | μA    |         |
|                   |                                                                                                                                                         | CAS        | -10     | +10             | -20     | +20             |       |         |
|                   |                                                                                                                                                         | All others | -20     | +20             | -40     | +40             |       |         |
| I <sub>O(L)</sub> | Output Leakage Current<br>(D <sub>OUT</sub> is disabled, 0.0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )                                                     |            | -10     | +10             | -20     | +20             | μA    |         |
| V <sub>OH</sub>   | Output High Level<br>Output "H" Level Voltage (I <sub>OUT</sub> = -5mA)                                                                                 |            | 2.4     | V <sub>CC</sub> | 2.4     | V <sub>CC</sub> | V     |         |
| V <sub>OL</sub>   | Output Low Level<br>Output "L" Level Voltage (I <sub>OUT</sub> = +4.2mA)                                                                                |            | 0.0     | 0.4             | 0.0     | 0.4             | V     |         |

1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.

2. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.

3. Address can be changed once or less while RAS = V<sub>IL</sub>. In the case of I<sub>CC4</sub>, it can be changed once or less when CAS = V<sub>IH</sub>.

4. Refresh current is specified for 1 bank active and 1 bank standby.

## AC Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>CC</sub> = 5.0V ± 0.5V)

1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 200μs is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
3. AC measurements assume t<sub>f</sub> = 2ns.

## Read, Write, and Refresh Cycles (Common Parameters)

| Symbol           | Parameter                                                         | -6R |     | -70 |     | Units | Notes |
|------------------|-------------------------------------------------------------------|-----|-----|-----|-----|-------|-------|
|                  |                                                                   | Min | Max | Min | Max |       |       |
| t <sub>RC</sub>  | Random Read or Write Cycle Time                                   | 104 | —   | 124 | —   | ns    |       |
| t <sub>RP</sub>  | $\overline{\text{RAS}}$ Precharge Time                            | 40  | —   | 50  | —   | ns    |       |
| t <sub>CP</sub>  | $\overline{\text{CAS}}$ Precharge Time                            | 10  | —   | 10  | —   | ns    |       |
| t <sub>RAS</sub> | $\overline{\text{RAS}}$ Pulse Width                               | 60  | 10K | 70  | 10K | ns    |       |
| t <sub>CAS</sub> | $\overline{\text{CAS}}$ Pulse Width                               | 10  | 10K | 12  | 10K | ns    |       |
| t <sub>ASR</sub> | Row Address Setup Time                                            | 0   | —   | 0   | —   | ns    |       |
| t <sub>RAH</sub> | Row Address Hold Time                                             | 10  | —   | 10  | —   | ns    |       |
| t <sub>ASC</sub> | Column Address Setup Time                                         | 0   | —   | 0   | —   | ns    |       |
| t <sub>CAH</sub> | Column Address Hold Time                                          | 10  | —   | 10  | —   | ns    |       |
| t <sub>RCD</sub> | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time     | 14  | 43  | 14  | 50  | ns    | 1     |
| t <sub>RAD</sub> | $\overline{\text{RAS}}$ to Column Address Delay Time              | 12  | 30  | 12  | 35  | ns    | 2     |
| t <sub>RSH</sub> | $\overline{\text{RAS}}$ Hold Time                                 | 10  | —   | 12  | —   | ns    |       |
| t <sub>CSH</sub> | $\overline{\text{CAS}}$ Hold Time                                 | 50  | —   | 55  | —   | ns    |       |
| t <sub>CRP</sub> | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | 5   | —   | 5   | —   | ns    |       |
| t <sub>DZC</sub> | $\overline{\text{CAS}}$ Delay Time from D <sub>IN</sub>           | 0   | —   | 0   | —   | ns    |       |
| t <sub>AR</sub>  | Column Address Hold Time referenced to $\overline{\text{RAS}}$    | —   | —   | —   | —   | ns    | 3     |
| t <sub>f</sub>   | Transition Time (Rise and Fall)                                   | 2   | 30  | 2   | 30  | ns    |       |

1. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only: if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled by t<sub>CAC</sub>.
2. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled by t<sub>AA</sub>.
3. This parameter is not applicable to this product, but applies to a related product in this family.

## Write Cycle

| Symbol    | Parameter                 | -6R |     | -70 |     | Units | Notes |
|-----------|---------------------------|-----|-----|-----|-----|-------|-------|
|           |                           | Min | Max | Min | Max |       |       |
| $t_{WCS}$ | Write Command Set Up Time | 0   | —   | 0   | —   | ns    |       |
| $t_{WCH}$ | Write Command Hold Time   | 10  | —   | 12  | —   | ns    |       |
| $t_{WP}$  | Write Command Pulse Width | 10  | —   | 12  | —   | ns    |       |
| $t_{DS}$  | $D_{IN}$ Setup Time       | 0   | —   | 0   | —   | ns    | 1     |
| $t_{DH}$  | $D_{IN}$ Hold Time        | 10  | —   | 12  | —   | ns    | 1     |

1. These parameters are referenced to the first falling  $\overline{CAS}$  in a write cycle.

## Read Cycle

| Symbol    | Parameter                                    | -6R |     | -70 |     | Units | Notes |
|-----------|----------------------------------------------|-----|-----|-----|-----|-------|-------|
|           |                                              | Min | Max | Min | Max |       |       |
| $t_{RAC}$ | Access Time from $\overline{RAS}$            | —   | 60  | —   | 70  | ns    | 1, 2  |
| $t_{CAC}$ | Access Time from $\overline{CAS}$            | —   | 17  | —   | 20  | ns    | 1, 2  |
| $t_{AA}$  | Access Time from Address                     | —   | 30  | —   | 35  | ns    | 1, 2  |
| $t_{RCS}$ | Read Command Setup Time                      | 0   | —   | 0   | —   | ns    |       |
| $t_{RCH}$ | Read Command Hold Time to $\overline{CAS}$   | 0   | —   | 0   | —   | ns    | 3     |
| $t_{RRH}$ | Read Command Hold Time to $\overline{RAS}$   | 0   | —   | 0   | —   | ns    | 3     |
| $t_{RAL}$ | Column Address to $\overline{RAS}$ Lead Time | 30  | —   | 35  | —   | ns    |       |
| $t_{CLZ}$ | $\overline{CAS}$ to Output in Low-Z          | 0   | —   | 0   | —   | ns    |       |
| $t_{CDD}$ | $\overline{CAS}$ to $D_{IN}$ Delay Time      | 15  | —   | 20  | —   | ns    |       |
| $t_{OFF}$ | Output Buffer Turn-off Delay                 | 0   | 15  | 0   | 15  | ns    | 4     |

1. Measured with the specified current load and 100pF.  
 2. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ .  
 3. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.  
 4.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.





## Hyper Page Mode (Extended Data Out) Cycle

| Symbol     | Parameter                                                              | -6R  |      | -70  |      | Units | Notes |
|------------|------------------------------------------------------------------------|------|------|------|------|-------|-------|
|            |                                                                        | Min. | Max. | Min. | Max. |       |       |
| $t_{HCAS}$ | CAS Pulse Width (EDO Mode)                                             | 10   | 10K  | 12   | 10K  | ns    |       |
| $t_{HPC}$  | EDO Mode Cycle Time (Read/Write)                                       | 25   | —    | 30   | —    | ns    |       |
| $t_{DOH}$  | Data-out Hold Time from $\overline{CAS}$                               | 5    | —    | 5    | —    | ns    |       |
| $t_{WHZ}$  | Output buffer Turn-Off Delay from $\overline{WE}$                      | 0    | 10   | 0    | 15   | ns    |       |
| $t_{WPZ}$  | $\overline{WE}$ Pulse Width to Output Disable at $\overline{CAS}$ High | 10   | —    | 10   | —    | ns    |       |
| $t_{CPRH}$ | RAS Hold Time from $\overline{CAS}$ Precharge                          | 35   | —    | 40   | —    | ns    |       |
| $t_{CPA}$  | Access Time from $\overline{CAS}$ Precharge                            | —    | 35   | —    | 40   | ns    | 1     |
| $t_{RASP}$ | EDO Mode $\overline{RAS}$ Pulse Width                                  | 60   | 125K | 70   | 125K | ns    |       |


1. Access time assumes a load of 100pF at  $V_{OL} = 0.8V$  and  $V_{OH} = 2V$ .

## Refresh Cycle

| Symbol    | Parameter                                                                                | -6R |     | -70 |     | Units | Notes |
|-----------|------------------------------------------------------------------------------------------|-----|-----|-----|-----|-------|-------|
|           |                                                                                          | Min | Max | Min | Max |       |       |
| $t_{CHR}$ | $\overline{CAS}$ Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 10  | —   | 10  | —   | ns    |       |
| $t_{CSR}$ | $\overline{CAS}$ Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle) | 5   | —   | 5   | —   | ns    |       |
| $t_{WRP}$ | $\overline{WE}$ Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 10  | —   | 10  | —   | ns    |       |
| $t_{WRH}$ | $\overline{WE}$ Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)   | 10  | —   | 10  | —   | ns    |       |
| $t_{RPC}$ | RAS Precharge to $\overline{CAS}$ Hold Time                                              | 5   | —   | 5   | —   | ns    |       |
| $t_{REF}$ | Refresh Period                                                                           | —   | 16  | —   | 16  | ms    | 1     |

1. 1024 refreshes are required every 16ms.


## Read Cycle



□ : "H" or "L"

NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

## Write Cycle (Early Write)



: "H" or "L"

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.






The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are RAS, CAS0,2, CAS1,3, Address, WE, and Data Out. The timing parameters are defined as follows:


- $t_{RAS}$ : RAS pulse width
- $t_{AR}$ : RAS access time
- $t_{RCD}$ : RAS to CAS delay
- $t_{HPC}$ : RAS to HPC delay
- $t_{CP}$ : RAS to CP delay
- $t_{RSH}$ : RAS to RSH delay
- $t_{HCAS}$ : RAS to HCAS delay
- $t_{CSH}$ : RAS to CSH delay
- $t_{ASC}$ : RAS to ASC delay
- $t_{CAH}$ : RAS to CAH delay
- $t_{AA}$ : RAS to AA delay
- $t_{RCH}$ : RAS to RCH delay
- $t_{RCS}$ : RAS to RCS delay
- $t_{WRP}$ : RAS to WRP delay
- $t_{WRH}$ : RAS to WRH delay
- $t_{RCS}$ : RAS to RCS delay
- $t_{RAC}$ : RAS to RAC delay
- $t_{AA}$ : RAS to AA delay
- $t_{CAC}$ : RAS to CAC delay
- $t_{CLZ}$ : RAS to CLZ delay
- $t_{CPA}$ : RAS to CPA delay
- $t_{WHZ}$ : RAS to WHZ delay
- $t_{OFF}$ : RAS to OFF delay
- $t_{RP}$ : RAS to RP delay
- $t_{CPRH}$ : RAS to CPRH delay
- $t_{CRP}$ : RAS to CRP delay
- $t_{RCH}$ : RAS to RCH delay
- $t_{RRH}$ : RAS to RRH delay
- $t_{CAC}$ : RAS to CAC delay
- $t_{CPA}$ : RAS to CPA delay
- $t_{WHZ}$ : RAS to WHZ delay
- $t_{OFF}$ : RAS to OFF delay

**NOTE 1:** Implementing  $\overline{WE}$  at  $\overline{RAS}$  time During a Read or Write Cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs.

## Extended Data Out Mode Early Write Cycle




## RAS Only Refresh Cycle



 : "H" or "L"

Note:  $\overline{\text{WE}}$ ,  $\text{D}_{\text{IN}}$  are "H" or "L"

## CAS Before RAS Refresh Cycle




: "H" or "L"


NOTE: Address is "H" or "L"




## Hidden Refresh Cycle (Read)




## Hidden Refresh Cycle (Write)




## Layout Drawing: IBM11D1325L (4MB) & IBM11D2325L (8MB) TSOP Versions



**Side (4MB)**



**Side (8MB)**



**Note:** All dimensions are typical unless otherwise stated.

Millimeters  
Inches





## Revision Log

| Rev  | Contents of Modification                                                                                                                                                                                                                                                                                                                                           |
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3/96 | Initial release of combined datasheet for 1M x 32, 2M x 32 TSOP and SOJ versions (originally released as spec #'s 26H3205 and 26H3206).<br>Replaced 60ns speed sort with -6R speed sort.<br>Removed Gold-Tab versions.<br>Removed Die Rev "C" offerings.<br>CBR timing diagram changed to allow $\overline{\text{CAS}}$ to remain low for back-to-back CBR cycles. |
| 6/96 | Added package description to speed designation<br>Updated ordering information                                                                                                                                                                                                                                                                                     |
| 8/96 | Corrected typo's                                                                                                                                                                                                                                                                                                                                                   |