

PIC16C5X

EPROM/ROM-Based 8-Bit CMOS Microcontroller Series

Devices Included in this Data Sheet

- PIC16C54
- PIC16CR54★
- PIC16C55
- PIC16C56
- PIC16C57

High-Performance RISC CPU Features

- · Only 33 single word instructions to learn
- All instructions are single cycle (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle

Device	Pins	VO	EPROM/ ROM	RAM
PIC16C54	18	12	512	25
PIC16CR54★	18	12	512	25
PIC16C55	28	20	512	24
PIC16C56	18	12	1K	25
PIC16C57	28	20	2K	72


- · 12-bit wide instructions
- · 8-bit wide data path
- Seven or eight special function hardware registers
- Two-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features


- 8-bit real time clock/counter (Timer0) with 8-bit programmable prescaler
- · Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options:
 - RC: Low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High-speed crystal/resonator
 - LP: Power saving, low frequency crystal

Pin Diagrams

PDIP, SOIC, Windowed CERDIP



PDIP, SOIC, Windowed CERDIP



CMOS Technology

- Low-power, high-speed CMOS EPROW/ROM technology
- · Fully static design
- · Wide-operating voltage range:
 - EPROM Commercial/Industrial 2.5V to 6.25V
 - ROM Commercial/Industrial 2.0V to 6.25V
 - EPROM/ROM Automotive 2.5V to 6.0V
- · Low-power consumption
 - < 2 mA typical @ 5.0V, 4 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 3 µA typical standby current (with WDT disabled) @ 3.0V, 0°C to 70°C
- ★ The PIC16CR54 is not recommended for new designs. The PIC16CR54A is recommended, as found in the Enhanced PIC16C5X data sheet.

© 1995 Microchip Technology Inc.

🖬 6103201 0013761 203 🔳

Pin Diagrams (con't)




Table of Contents

1.0	General Description	3
2.0	PIC16C5X Device Varieties	
3.0	Architectural Overview	7
4.0	Memory Organization	13
5.0	I/O Ports	21
6.0	Timer0 Module and TMR0 Register	
7.0	Special Features of the CPU	
8.0	Instruction Set Summary	
9.0	Development Support	
10.0	Electrical Characteristics - PIC16C54/55/56/57	
11.0	DC and AC Characteristics - PIC16C54/55/56/57	
12.0	Electrical Characteristics - PIC16CR54	
13.0	DC and AC Characteristics - PIC16CR54	
14.0	Packaging Information	
	Appendix A: Compatibility	
	Appendix B: What's New	
	Appendix C: What's Changed	
	Appendix D: PIC16/17 Microcontrollers	117
	Index	
	List of Examples	
	List of Figures	126
	List of Tables	127
	Connecting to Microchip BBS	129
	Access to the Internet	129
	Reader Response	130
	PIC16C54/55/56/57 Product Identification System	131
	PIC16CR54 Product Identification System	

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix B contains a list of new information in this data sheet, while Appendix C contains information that has changed

DS30015M-page 2

© 1995 Microchip Technology Inc.

🖬 6103201 0013762 14T 📖

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family of low-cost, high performance, 8-bit, fully static, EPROM/ROM-based CMOS microcontrollers. This family is pin and software compatible with the Enhanced PIC16C5X family of devices. It employs a RISC architecture with only 33 single word/single cycle instructions. All instructions are single cycle (200 ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in the same price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR) and Device Reset Timer (DRT) eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including the power-saving LP (Low Power) oscillator and cost-saving RC oscillator. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The UV erasable CERDIP packaged versions are ideal for code development, while the cost effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC16C5X products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, fuzzy logic support tools, a low-cost development programmer, and a full featured programmer. All the tools are supported on IBM PC-AT[®] and compatible machines.

1.1 <u>Applications</u>

The PIC16C5X series fits perfectly in applications ranging from high-speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices and telecom EPROM processors. The technoloav makes customizing application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through- hole or surface mounting, make this microcontroller series perfect for applications with limitations. Low-cost, space low-power, high performance, ease of use and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, replacement of "glue" logic in larger systems, coprocessor applications).

© 1995 Microchip Technology Inc.

💼 6103501 0013763 086 📟

PIC16C5X

TABLE 1-1: PIC16C5X FAMILY OF DEVICES

					Clock	Mem	ory	Periphe	erals	Features
	150	Stern Free	all of the second second	50 20 20 100 20 100 20				/	7	
PIC16C54	20	512	$\overline{-}$	25	TMR0	12	2.5-6.25	33		n DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512		25	TMRO	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR54 ⁽²⁾	20	—	512	25	TMR0	12	2.0-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMR0	12	2.0-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR54B ⁽¹⁾	20		512	25	TMR0	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	—	24	TMR0	20	2.5-6.25	33	28-pi	n DIP, SOIC, SSOP
PIC16C56	20	1K		25	TMR0	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR56 ⁽¹⁾	20	-	1K	25	TMRO	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K		72	TMR0	20	2.5-6.25	33	28-pi	n DIP, SOIC, SSOP
PIC16CR57A	20		2K	72	TMRO	20	2.5-6.25	33	28-pi	n DIP, SOIC, SSOP
PIC16CR57B ⁽¹⁾	20		2K	72	TMR0	20	2.5-6.25	33	28-pi	n DIP, SOIC, SSOP
PIC16C58A	-20	2K	-	73	TMR0	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR58A	20	-	2K	73	TMR0	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP
PIC16CR58B ⁽¹⁾	20		2K	73	TMR0	12	2.5-6.25	33	18-pi	n DIP, SOIC; 20-pin SSOP

Legend: Grayed boxes: Devices NOT covered in this data sheet

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Note 1: Please contact your local sales office for availability of these devices.

2: Not recommended for new designs.

DS30015M-page 4

© 1995 Microchip Technology Inc.

🔲 6103201 0013764 T12 🖿

2.0 PIC16C5X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in this section. When placing orders, please use the PIC16C5X Product Identification System at the back of this data sheet to specify the correct part number.

For the PIC16C5X family of devices, there are two device types, as indicated in the device number:

- 1. **C**, as in PIC16C54. These devices have EPROM program memory and operate over the standard voltage range.
- 2. **CR**, as in PIC16CR54. These devices have ROM program memory and operate over the standard voltage range.

2.1 UV Erasable Devices

The UV erasable versions, offered in CERDIP packages, are optimal for prototype development and pilot programs.

UV erasable devices can be programmed for any of the four oscillator configurations. Microchip's PICSTART™ and PRO MATE™ programmers both support programming of the PIC16C5X. Third party programmers also are available; refer to the Third Party Guide for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration bit options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized</u> <u>Quick-Turnaround-Production</u> (SQTP) Devices

Microchip offers the unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry code, password or ID number.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, giving the customer a low cost option for high volume, mature products.

© 1995 Microchip Technology Inc.

📕 6103201 0013765 959 📕

NOTES:

PAGE(S) INTENTIONALLY BLANK

DS30015M-page 6

© 1995 Microchip Technology Inc.

L 6103201 0013766 895 M

Powered by ICminer.com Electronic-Library Service CopyRight 2003

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C5X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C5X uses a Harvard architecture in which program and data are accessed on separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched on the same bus. Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 12-bits wide making it possible to have all single word instructions. A 12-bit wide program memory access bus fetches a 12-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and instructions. execution of Consequently. all instructions (33) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C54/CR54/C55 address 512 x 12 program memory, the PIC16C56 addresses $1K \times 12$, and the PIC16C57 addresses $2K \times 12$ of program memory. All program memory is internal.

The PIC16C5X can directly or indirectly address its register files and data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C5X has a highly orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C5X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C5X device contains an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the W (working) register. The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBWF and ADDWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with the corresponding device pins described in Table 3-1 and Table 3-2.

© 1995 Microchip Technology Inc.

📟 6103201 0013767 721 🖿




FIGURE 3-1: PIC16C5X SERIES BLOCK DIAGRAM

© 1995 Microchip Technology Inc.

DS30015M-page 8

📟 6103201 0013768 668 📟

TABLE 3-1:	PIC16C54/CR54/C56 PINOUT DESCRIPTION							
Name	DIP, SOIC No.	SSOP No.	l/O/P Type	Input Levels	Description			
RA0	17	19	1/0	TTL	Bi-directional I/O port			
RA1	18	20	1/0	TTL				
RA2	1	1	I/O	TTL				
RA3	2	2	I/O	TTL				
RB0	6	7	1/0	TTL	Bi-directional I/O port			
RB1	7	8	I/O	TTL				
RB2	8	9	I/O	TTL				
RB3	9	10	I/O	TTL				
RB4	10	11	I/O	TTL				
RB5	11	12	I/O	TTL				
RB6	12	13	I/O	TTL				
RB7	13	14	I/O	TTL				
TOCKI	3	3	1	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.			
MCLR/Vpp	4	4	I	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD to avoid unintended entering of programming mode.			
OSC1/CLKIN	16	18	1	ST	Oscillator crystal input/external clock source input.			
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.			
VDD	14	15,16	Р		Positive supply for logic and I/O pins.			
Vss	5	5,6	Р	—	Ground reference for logic and I/O pins.			
Logond: L - input	A	1/0 :		A				

TABLE 3-1:	PIC16C54/CR54/C56	PINOUT DESCRIPTION

Legend: I = input, O = output, I/O = input/output,

P = power, — = Not Used,

TTL = TTL input, ST = Schmitt Trigger input

© 1995 Microchip Technology Inc.

📟 6103201 0013769 5T4 🎟

TABLE 3-2:	BLE 3-2: PIC16C55/C57 PINOUT DESCRIPTION								
Name	DIP, SOIC No.	SSOP No.	l/O/P Type	Input Levels	Description				
RA0 RA1 RA2 RA3	6 7 8 9	5 6 7 8	1/0 1/0 1/0 1/0	TTL TTL TTL TTL	Bi-directional I/O port				
RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7	10 11 12 13 14 15 16 17	9 10 11 12 13 15 16 17	I/O I/O I/O I/O I/O I/O I/O	Π Π Π Π Π Π Π Π Π Π Π Π Π Π	Bi-directional I/O port				
RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7	18 19 20 21 22 23 24 25	18 19 20 21 22 23 24 25	I/O I/O I/O I/O I/O I/O I/O	TTL TTL	Bi-directional I/O port				
тоскі	1	2	1	ST	Clock input to Timer0. Must be tied to Vss or VDD, if not in use, to reduce current consumption.				
MCLR/Vpp	28	28	1	ST	Master clear (reset) input/programming voltage input. This pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD to avoid unintended entering of programming mode.				
OSC1/CLKIN	27	27	1	ST	Oscillator crystal input/external clock source input.				
OSC2/CLKOUT	26	26	0		Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.				
VDD	2	3,4	Р	—	Positive supply for logic and I/O pins.				
Vss	4	1,14	Р	_	Ground reference for logic and I/O pins.				
N/C	3,5				Unused, do not connect				

TABLE 3-2: PIC16C55/C57 PINOUT DESCRIPTION

Legend: I = input, O = output, I/O = input/output,

P = power, --- = Not Used, TTL = TTL input, ST = Schmitt Trigger input

DS30015M-page 10

© 1995 Microchip Technology Inc.

🔳 6703507 0073440 576 📰

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2 and Example 3-1.


3.2 Instruction Flow/Pipelining

An Instruction Cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE







© 1995 Microchip Technology Inc.

🖬 6103201 0013771 152 📰

NOTES:

PAGE(S) INTENTIONALLY BLANK

.

DS30015M-page 12

📷 6703507 0073555 088 📷

Powered by ICminer.com Electronic-Library Service CopyRight 2003

© 1995 Microchip Technology Inc.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C54, PIC16CR54 and PIC16C55 have a 9-bit Program Counter (PC) capable of addressing a 512 x 12 program memory space (Figure 4-1). The PIC16C56 has a 10-bit program counter capable of addressing a 1K x 12 program memory space (Figure 4-2). The PIC16C57 has an 11-bit program counter capable of addressing a 2K x 12 program memory space (Figure 4-3). Accessing a location above the physically implemented address will cause a wraparound.

The reset vector for the PIC16C54/CR54/C55 is at 1FFh, at 3FFh for the PIC16C56, and at 7FFh for the PIC16C57.






FIGURE 4-2: PIC16C56 PROGRAM MEMORY MAP AND STACK





FIGURE 4-3: PIC16C57 PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

Data memory is composed of registers, or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: special function registers and general purpose registers.

The special function registers include the TMR0 register, the Program Counter (PC), the Status Register, the I/O registers (ports), and the File Select Register (FSR). In addition, special purpose registers are used to control the I/O port configuration and prescaler options.

The general purpose registers are used for data and control information under command of the instructions.

For the PIC16C54, PIC16CR54 and PIC16C56, the register file is composed of seven special function registers and 25 general purpose registers (Figure 4-4). For the PIC16C55, the register file is composed of eight special function registers and 24 general purpose registers (Figure 4-5). For the PIC16C57, up to 48 additional general purpose registers may be addressed using a banking scheme (Figure 4-6).


4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is accessed either directly or indirectly through the file select register FSR (Section 4.7).

DS30015M-page 13

© 1995 Microchip Technology Inc.

📕 6103201 0013773 T25 📕




Note 1: Not a physical register. See Section 4.7

GURE 4-5:	PIC16C55 REGISTER FILE
	MAP

File Address	r	1
00h	INDF ⁽¹⁾	
01h	TMR0	
02h	PCL	
03h	STATUS	
04h	FSR	
05h	PORTA	
06h	PORTB	
07h	PORTC	
08h		
0Fh 10h	General Purpose Registers	
1Fh		
Note 1: Not a phy	ysical register. See	Section 4.7

FIGURE 4-6: PIC16C57 REGISTER FILE MAP



DS30015M-page 14

🖬 6103201 0013774 961 📟

© 1995 Microchip Technology Inc.

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1). The special registers can be classified into two sets. The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O cont	rol registe	ers (TRIS	A, TRISB,	TRISC)				1111 1111	1111 1111
N/A	OPTION	Contain	s control l	oits to cor	nfigure Tir	ner0 and	Timer0/W	DT preso	aler	11 1111	11 1111
00h	INDF	Uses co	Uses contents of FSR to address data memory (not a physical register)								uuuu uuuu
01h	TMR0	8-bit rea	8-bit real-time clock/counter xxxx xxxx uuuu uuuu								นนนน นนนน
02h ⁽¹⁾	PCL	Low ord	er 8 bits o	of PC						1111 1111	1111 1111
03h	STATUS	PA2	PA1	PA0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect	data men	nory addr	ess pointe	er				1xxx xxxx	luuu uuuu
05h	PORTA		· · · · ·	- -	-	RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
07h ⁽²⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu

Legend: Shaded boxes = unimplemented or unused, - = unimplemented, read as '0' (if applicable)

x = unknown, u = unchanged, q = see the tables in Section 7.7 for possible values. Note 1: The upper byte of the Program Counter is not directly accessible. See Section 4.5

for an explanation of how to access these bits.

2: File address 07h is a general purpose register on the PIC16C54/CR54/C56.

© 1995 Microchip Technology Inc.

🔲 6103201 0013775 8T8 📰

4.3 STATUS Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for program memories larger than 512 words.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, DC or C bits from the STATUS register. For other instructions which do affect STATUS bits, see Table 8-2, Instruction Set Summary.

FIGURE 4-7: STATUS REGISTER (ADDRESS:03h)

R/W-0	R/W-0	R/W-0	<u>R-1</u>	<u>R-1</u>	R/W-x	R/W-x	R/W-x	F
PA2	PA1	PA0	TO	PD	Z	DC	C	R = Readable bit W = Writable bit
bit7	6	5	4	3	2	1	bit0	- n = Value at POR reset
bit 7:	PA2 : This b Use of the compatibilit	PA2 bit as	a general p	ourpose rea	d/write bit is i	not recomm	ended, since	e this may affect upward
bit 6-5:	00 = Page 01 = Page 10 = Page 11 = Page Each page Using the F	0 (000h - 1 1 (200h - 3 2 (400h - 5 3 (600h - 7 is 512 byte PA1:PA0 bit	FFh) - PIC FFh) - PIC FFh) - PIC FFh) - PIC es. s as gener	16C56 and 16C56 and 16C57 16C57 ral purpose i	PIC16C57 read/write bit	s in devices	s which do no	ot use them for program ith future products.
bit 4:	TO : Time-o 1 = After po 0 = A WDT	ower-up, CI		ruction, or s	LEEP instruc	tion		
bit 3:	PD : Power 1 = After po 0 = By exec	ower-up or		WDT instruc	tion			
bit 2:				[.] logic opera [.] logic opera	tion is zero tion is not ze	ro		
bit 1:	ADDWF 1 = A carry 0 = A carry SUBWF 1 = A borro	from the 41 from the 41 w from the	th low orde th low orde 4th low ord	r bit of the r r bit of the r der bit of the	BWF instructi esult occurre esult did not result did not result occur	d occur ot occur		
bit 0:	C: Carry/bc ADDWF 1 = A carry 0 = A carry	occurred	·	SUBWF 1 = A bor	RF, RLF inst row did not a row occurred	ccur	RRF or R Load bit v	ILF vith LSb or MSb

DS30015M-page 16

© 1995 Microchip Technology Inc.

💶 6103201 0013776 734 📟

4.4 OPTION Register

The OPTION register is a 6-bit wide, write-only register which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A RESET sets the OPTION<5:0> bits.

FIGURE 4-8: OPTION REGISTER

U-0	U-0	W-1	W-1	W-1	W-1	W-1	W-1				
		TOCS	TOSE	PSA	PS2	PS1	PS0	W = Writable bit			
bit7	6	5	4	3	2	1	bit0	U = Unimplemented bit - n = Value at POR reset			
bit 7-6:	Unimplemented.										
bit 5:	bit 5: T0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)										
bit 4:	TOSE : Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin										
bit 3:	PSA: Prescaler Assignment bit 1 = Prescaler assigned to the WDT 0 = Prescaler assigned to Timer0										
bit 2-0:	PS2:PS0 : P	rescaler Ra	ate Select	bits							
	Bit Value	Timer0 R	ate WD	Г Rate							
	000	1:2	1	1							
	001	1:4	1:	2							
	010	1:8	1:	4							
	011	1:16	1:	8							
	100	1:32	1 :	16							
	101	1:64	1:	32							
	110	1 : 128		64							
	111	1:256	a 1,	128							

© 1995 Microchip Technology Inc.

LI03201 0013777 670 M

4.5 Program Counter

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The PC Latch (PCL) is mapped to PC<7:0> (Figure 4-9, Figure 4-10 and Figure 4-11).

For the PIC16C56 and PIC16C57, a page number must be supplied as well. Bit5 of the STATUS register provides this to bit9 of the PC for the PIC16C56 (Figure 4-10). Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC for the PIC16C57 (Figure 4-11).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-9, Figure 4-10 and Figure 4-11).

Instructions where the PCL is the destination, or Modify PCL instructions, include MOVWF PC, ADDWF PC, and BSF PC, 5.

For the PIC16C56 and PIC16C57, a page number again must be supplied. Bit5 of the STATUS register provides this to bit9 of the PC for the PIC16C56 (Figure 4-10). Bit5 and bit6 of the STATUS register provide page information to bit9 and bit10 of the PC for the PIC16C57 (Figure 4-11).




FIGURE 4-9: LOADING OF PC BRANCH INSTRUCTIONS -PIC16C54/CR54/C55






FIGURE 4-10: LOADING OF PC BRANCH INSTRUCTIONS - PIC16C56



PIC16C57



DS30015M-page 18

🖬 6103201 0013778 507 🔳

For the RETLW instruction, the PC is loaded with the Top Of Stack (TOS) contents. All of the devices covered in this data sheet have only two stacks. Each stack has the same bit width as the device PC.

4.5.1 PAGING CONSIDERATIONS – PIC16C56/57

If the Program Counter is pointing to the last address of a selected memory page, when it increments it will cause the program to continue in the next higher page. However, the page preselect bits in the STATUS register will not be updated. Therefore, the next GOTO, CALL, or Modify PCL instruction will return the program to the page specified by the page preselect bits (PA0 or PA1:PA0).

For example, a NOP at location 1FFh (page 0) increments the PC to 200h (page 1). A GOTO xxx at 200h will return the program to address xxxh on page 0 (assuming that PA1:PA0 are clear).

To prevent this, the page preselect bits must be updated under program control.

4.5.2 EFFECTS OF RESET

The Program Counter is set upon a RESET, which means that the PC addresses the last location in the last page (i.e., the reset vector).

The STATUS register page preselect bits are cleared upon a RESET, which means that page 0 is pre-selected.

Therefore, upon a RESET, a GOTO instruction at the reset vector location will automatically cause the program to jump to page 0.

If an inadequate RESET occurs (i.e., POR conditions are not met, a brown-out occurs, etc.), page preselect bits in the STATUS register will not be cleared. Therefore, it is good programming practice to include the following code before the GOTO instruction at the reset vector location:

BSF STATUS BSF FSR

4.6 <u>Stack</u>

PIC16C5X devices have a 9-bit, 10-bit or 11-bit wide, two-level hardware push/pop stack (Figure 4-1, Figure 4-2 and Figure 4-3 respectively).

A CALL instruction will *push* the current value of stack 1 into stack 2 and then push the current program counter value, incremented by one, into stack level 1. If more than two sequential CALL's are executed, only the most recent two return addresses are stored.

A RETLW instruction will *pop* the contents of stack level 1 into the program counter and then copy stack level 2 contents into level 1. If more than two sequential RETLW's are executed, the stack will be filled with the address previously stored in level 2.

Note: The W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

© 1995 Microchip Technology Inc.

💶 6103201 0013779 443 🔳

4.7 Indirect Data Addressing; INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 4-1: INDIRECT ADDRESSING

- · Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- · Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDR register now will return the value of 0Ah.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 10h-1Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	movlw	0x10	;initialize pointer
	movwf	FSR	; to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR,F	; inc pointer
	btfsc	FSR,4	;all done?
	goto	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue


The FSR is either a 5-bit (PIC16C54/CR54/C55/C56) or 7-bit (PIC16C57) wide register. It is used in conjunction with the INDF register to indirectly address the data memory area. The last two bits, FSR<6:5>, are also used on the PIC16C57 for direct addressing (Figure 4-12).

The FSR<4:0> bits are used to select data memory addresses 00h to 1Fh.

PIC16C54/CR54/C55/C56: Do not use banking. FSR<6:5> are unimplemented and read as '1's.

PIC16C57: FSR<6:5> are the bank select bits and are used to select the bank to be addressed (00 = bank 0, 01 = bank 1, 10 = bank 2, 11 = bank 3).

FIGURE 4-12: DIRECT/INDIRECT ADDRESSING



DS30015M-page 20

© 1995 Microchip Technology Inc.

🖬 6103201 0013780 165 📷

5.0 I/O PORTS

As with any other register, the I/O registers can be written and read under program control. However, read instructions (e.g., MOVF PORTB, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers (TRISA, TRISB, TRISC) are all set.

5.1 <u>PORTA</u>

PORTA is a 4-bit I/O register. Only the low order 4 bits are used (RA3:RA0). Bits 7-4 are unimplemented and read as '0's.

5.2 <u>PORTB</u>

PORTB is an 8-bit I/O register (PORTB<7:0>).

5.3 <u>PORTC</u>

PIC16C55/C57: 8-bit I/O register.

PIC16C54/CR54/C56: General purpose register.

5.4 TRIS Registers

The output driver control registers are loaded with the contents of the W register by executing the TRIS f instruction. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer.

I Noto:	A read of the parts reade the pipe not the
Note:	A read of the ports reads the pins, not the
1	in the second
a fasfa a ba an ina	output data latches. That is, if an output
	output uata lateries. I nat is, il all'output
a segre a dise para a super e	te ne exter a statu a tu tu tu se con control fondatata herre ne a brech becerier deditión reconceren.
	driver on a pin is enabled and driven high,
	diver on a pin is chabled and diven high,
a construction of the second second second second	en yn ar werden er generet geler fan teren an angene ander er gezer an i'r llae e er tre litt igi er mirian 🖱 herita
CONDINIES PROVIDED	
	but the external system is holding it low a
	but the external system is holding it low, a
	but the external system is holding it low, a read of the port will indicate that the pin
	read of the port will indicate that the pin
	read of the port will indicate that the pin
	read of the port will indicate that the pin

The TRIS registers are "write-only" and are set (output drivers disabled) upon RESET.

TABLE 5-1: SUMMARY OF PORT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
N/A	TRIS	I/O cont	rol registe	ers (TRIS/	A, TRISB,	TRISC)				1111 1111	1111 1111
05h	PORTA			<u> </u>		RA3	RA2	RA1	RA0	xxxx	uuuu
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
07h ⁽¹⁾	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	uuuu uuuu

Legend: Shaded boxes = unimplemented, read as '0',

- = unimplemented, read as '0', x = unknown, u = unchanged

Note 1: File address 07h is a general purpose register on the PIC16C54/CR54/C56.

© 1995 Microchip Technology Inc.


🔳 6103201 0013781 OTI 💻

DS30015M-page 21

5.5 <u>I/O Interfacing</u>

The equivalent circuit for an I/O port pin is shown in Figure 5-1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF PORTB, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin can be programmed individually as input or output.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



5.6 I/O Programming Considerations

5.6.1 BI-DIRECTIONAL I/O PORTS

Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation and re-write the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU, bit5 to be set and the PORTB value to be written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (say bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Example 5-1 shows the effect of two sequential read-modify-write instructions (e.g., BCF, BSF, etc.) on an I/O port.

A pin actively outputting a high or a low should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial			2							
	3<7:4>									
; PORTE	3<3:0> (Jutpu	its							
; PORTB<7	;PORTB<7:6> have external pull-ups and are									
;not cor	nnected	to d	other circuit	ry						
;										
;			PORT latch	PORT pins						
;										
BCF	PORTB,	7	;01pp pppp	11pp pppp						
BCF	PORTB,	6	;10pp pppp	11pp pppp						
MOVLW	03Fh		;							
TRIS	PORTB		;10pp pppp	10pp pppp						
;										
:Note th	hat the	use	r may have ex	pected the p						

;Note that the user may have expected the pin ;values to be 00pp pppp. The 2nd BCF caused ;RB7 to be latched as the pin value (High).

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-2). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should allow the pin voltage to stabilize (load dependent) before the next instruction, which causes that file to be read into the CPU, is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-2: SUCCESSIVE I/O OPERATION

1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	; Q1 Q2 Q3 Q4;	ł	
Instruction	PC	X PC + 1	PC + 2	X PC + 3	This example shows a write to PORTB followed by a read from PORTB.	
fetched	MOVWF PORTB	MOVF PORTB,W	NOP	NOP	Data setup time = (0.25 TCY – TPD)	
RB7:RB0			X;	;	where: Tcy = instruction cycle.	
Instruction		Port pin written here	Port pin sampled here		TPD = propagation delay Therefore, at higher clock frequencies, write followed by a read may be problematic	
Instruction executed		MOVWF PORTB (Write to PORTB)	MOVF PORTB,W (Read PORTB)	NOP		

DS30015M-page 22

© 1995 Microchip Technology Inc.

🔲 6103201 0013782 T38 🖿

6.0 TIMER0 MODULE AND TMR0 REGISTER

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module, while Figure 6-2 shows the electrical structure of the Timer0 input.

Timer mode is selected by clearing the TOCS bit (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two cycles (Figure 6-3 and Figure 6-4). The user can work around this by writing an adjusted value to the TMR0 register. Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.1.

The prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable. Section 6.2 details the operation of the prescaler.

A summary of registers associated with the Timer0 module is found in Table 6-1.




FIGURE 6-1: TIMER0 BLOCK DIAGRAM

RIN TOCKI pin (1) N Schmitt Trigger Input Buffer VSS VSS Note 1: ESD protection circuits

© 1995 Microchip Technology Inc.

6103201 0013783 974 🔳

DS30015M-page 23

Powered by ICminer.com Electronic-Library Service CopyRight 2003

PIC16C5X

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE




FIGURE 6-4: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2




TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
01	TMR0	D Timer0 - 8-bit real-time clock/counter									uuuu uuuu
N/A	OPTION			TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded cells: Unimplemented bits,

- = unimplemented, x = unknown, u = unchanged,

DS30015M-page 24

© 1995 Microchip Technology Inc.

🖬 6103201 0013784 800 🔳

6.1 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.1.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for TOCKI to be high for at least 2TOSC (and a small RC delay of 20 ns) and low for at least 2TOSC (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple counter-type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.1.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.




FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

© 1995 Microchip Technology Inc.

| 6103201 0013785 747 🔳

6.2 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (WDT), respectively (Section 6.1.2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the WDT, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a RESET, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPL	E 6-1:	CHANGING PRESCALER (TIMER0→WDT)	
CLRF 7	MR0	;Clear TMR0	
CLRWDT		:Clears WDT and	


CLRWDT		;Clears WDT and
	;prescaler	
MOVLW	'xxxx1xxx'	;Select new prescale
OPTION		;value

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

EXAMPLE 6-2:	CHANGING PRESCALER
	(WDT→TIMER0)

CLRWDT	;Clear WDT and
	;prescaler
MOVLW 'xxxx0xxx'	;Select TMR0, new
	prescale value and;
	;clock source
OPTION	

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



DS30015M-page 26

6103201 0013786 683 📟

© 1995 Microchip Technology Inc.

7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16C5X family of microcontrollers has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These features are:

- Oscillator selection
- Reset
- Power-On Reset (POR)
- Device Reset Timer (DRT)
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations

The PIC16C5X has a Watchdog Timer which can be shut off only through configuration bit WDTE. It runs off of its own RC oscillator for added reliability. There is an 18 ms delay provided by the Device Reset Timer (DRT), intended to keep the chip in reset until the crystal oscillator is stable. With this timer on-chip, most applications need no external reset circuitry. The SLEEP mode is designed to offer a very low current power-down mode. The user can wake up from SLEEP through external reset or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

7.1 Configuration Bits

The PIC16C5X configuration word consists of 12 bits, 4 of which are implemented. Configuration bits can be programmed to select various device configurations. Two bits are for the selection of the oscillator type, one bit is the Watchdog Timer enable bit and one bit is the code protection bit (Figure 7-1).

OTP, QTP or ROM devices have the oscillator configuration programmed at the factory and these parts are tested accordingly (see "Product Identification System" on the inside back cover).

FIGURE 7-1: CONFIGURATION WORD FOR PIC16C54/CR54/C55/C56/C57

								CP	WDIE	FUSCI	FOSC0	Register:	CONFIG
bit11	10	9	8	7	6	5	4	3	2	1	bitO	Address ⁽¹⁾ :	FFFh
oit 11-4:	Unimp	lemente	d: Read	d as '0'.									
oit 3:	1 = Co	ode prote de protec de protec	tion off										
oit 2:	1 = Wi	: Watchd DT enable DT disabl	ed	r enable l	bit								
oit 1-0:	11 = R 10 = H 01 = X	1:FOSC0 C oscillat S oscillat T oscillat P oscillate	or or or	ator selec	tion bits	3							
Note 1:		the PIC		*			ons (litera	ture nu	mber DS	30190) te	D		

© 1995 Microchip Technology Inc.

💶 6103201 0013787 51T 📖

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

The PIC16C5X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LP: Low Power Crystal
- XT: Crystal/Resonator
- HS: High Speed Crystal/Resonator
- RC: Resistor/Capacitor

7.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 7-2). The PIC16C5X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source drive the OSC1/CLKIN pin (Figure 7-3).

FIGURE 7-2: CRYSTAL OPERATION OR CERAMIC RESONATOR (HS, XT OR LP OSC CONFIGURATION)




FIGURE 7-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 7-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16C54/55/56/57

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range ©2
ХТ	455 kHz	68-100 pF	68-100 pF
	2.0 MHz	15-33 pF	15-33 pF
	4.0 MHz	10-22 pF	10-22 pF
HS	8.0 MHz	10-22 pF	10-22 pF
	16.0 MHz	10 pF	10 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 7-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16C54/55/56/57

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15 pF	15 pF
XT	100 kHz	15-30 pF	200-300 pF
	200 kHz	15-30 pF	100-200 pF
	455 kHz	15-30 pF	15-100 pF
	1 MHz	15-30 pF	15-30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Note 1: For VDD > 4.5V, C1 = C2 \approx 30pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

DS30015M-page 28

🗖 6103201 0013788 456 🎟

Powered by ICminer.com Electronic-Library Service CopyRight 2003

© 1995 Microchip Technology Inc.

TABLE 7-3: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC16CR54

Osc	Resonator	Cap. Range	Cap. Range	
Type	Freq	C1	C2	
Data not available at this time.				

TABLE 7-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC16CR54

Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2
LP	32 kHz ⁽¹⁾	15-33 pF	15-33 pF
	100 kHz	15-33 pF	15-83 pF
	200 kHz	15-30 pF	15-30 pF
XT	100 kHz	68-100 pF	68-100 pF
	200 kHz	15-30 pF	15-30 pF
	1 MHz	15-47 pF	15-47 pF
	2 MHz	15-47 pF	15-47 pF
C	4 MHz	15-47 pF	15-47 pF
HS	4 MHz	15-47 pF	15-47 pF
10	8 MHz	15-47 pF	15-47 pF
	20 MHz	15-47 pF	15-47 pF
Noto 1:	8 MHz	15-47 pF	15-47 pF

Note 1: For VDD < 2.5V, $C1 = C2 \approx 15-33$ pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

7.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 7-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 7-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 7-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 7-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



© 1995 Microchip Technology Inc.

📷 6103501 0013789 392 📷

7.2.4 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 7-6 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by four, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic.

FIGURE 7-6: RC OSCILLATOR MODE



7.3 <u>Reset</u>

PIC16C5X devices may be reset in one of the following ways:

- · Power-On Reset (POR)
- MCLR reset (normal operation)
- MCLR wake-up reset (from SLEEP)
- · WDT reset (normal operation)
- WDT wake-up reset (from SLEEP)

Table 7-5 shows these reset conditions for the PCL and STATUS registers.

Some registers are not affected in any reset condition. Their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-On Reset (POR), MCLR or WDT reset. A MCLR or WDT wake-up from SLEEP also results in a device reset, and not a continuation of operation before SLEEP.

The \overline{TO} and \overline{PD} bits (STATUS <4:3>) are set or cleared depending on the different reset conditions (Section 7.7). These bits may be used to determine the nature of the reset.

Table 7-6 lists a full description of reset states of all registers. Figure 7-7 shows a simplified block diagram of the on-chip reset circuit.

© 1995 Microchip Technology Inc.

🛚 6103201 0013790 004 📟

TABLE 7-5: RESET CONDITIONS FOR SPECIAL REGISTERS

Condition	PCL Addr: 02h	STATUS Addr: 03h	
Power-On Reset	1111 1111	0001 1xxx	
MCLR reset (normal operation)	1111 1111	000u uuuu ⁽¹⁾	
MCLR wake-up (from SLEEP)	1111 1111	0001 Ouuu	
WDT reset (normal operation)	1111 1111	0000 luuu ⁽²⁾	
WDT wake-up (from SLEEP)	1111 1111	0000 Ouuu	

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: TO and PD bits retain their last value until one of the other reset conditions occur. 2: The CLRWDT instruction will set the TO and PD bits.

Z. The CERMOT Instruction will set the TO and TO bits.

TABLE 7-6: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-On Reset	MCLR or WDT Reset
W	N/A	XXXX XXXX	นนนน นนนน
TRIS	N/A	1111 1111	1111 1111
OPTION	N/A	11 1111	11 1111
INDF	00h	XXXX XXXX	นนนน นนนน
TMR0	01h	XXXX XXXX	uuuu uuuu
PCL ⁽¹⁾	02h	1111 1111	1111 1111
STATUS ⁽¹⁾	03h	0001 1xxx	000q quuu
FSR	04h	1xxx xxxx	1uuu uuuu
PORTA	05h	xxxx	uuuu
PORTB	06h	XXXX XXXX	นนนน นนนน
PORTC ⁽²⁾	07h	XXXX XXXX	uuuu uuuu
General Purpose register files	08-7Fh	XXXX XXXX	<u>uuuu</u> uuuu


Legend: u = unchanged, x = unknown, - = unimplemented, read as '0',

q = see tables in Section 7.7 for possible values.

Note 1: See Table 7-5 for reset value for specific conditions.

2: General purpose register file on the PIC16C54/CR54/C56.

FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



© 1995 Microchip Technology Inc.

🖬 6103201 0013791 T40 📟

7.4 Power-On Reset (POR)

The PIC16C5X family incorporates on-chip Power-On Reset (POR) circuitry which provides an internal chip reset for most power-up situations. To use this feature, the user merely ties the MCLR/VPP pin (Figure 7-8) to VDD. A simplified block diagram of the on-chip Power-On Reset circuit is shown in Figure 7-7.


The Power-On Reset circuit and the Device Reset Timer (Section 7.5) circuit are closely related. On power-up, the reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the reset latch and thus end the on-chip reset signal.

A power-up example where MCLR is not tied to VDD is shown in Figure 7-10. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset TDRT msec after MCLR goes high.

In Figure 7-11, the on-chip Power-On Reset feature is being used (MCLR and VDD are tied together). The VDD is stable before the start-up timer times out and there is no problem in getting a proper reset. However, Figure 7-12 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses a high on the MCLR/VPP pin, and when the MCLR/VPP pin (and VDD) actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is, therefore, not guaranteed to function correctly.


On-chip POR is guaranteed to work if the rate of rise of VDD is no slower than 0.05V/ms and VDD starts from 0V. If the on-chip POR time delay is too short for low frequency crystals/resonators (which require much longer than 18 ms to start-up and stabilize) or for high frequency crystals/resonators (which have to reach a higher VDD voltage for operation), we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).

FIGURE 7-8: **ELECTRICAL STRUCTURE OF MCLR/VPP PIN**





RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- External Power-On Reset circuit is required only if VDD power-up is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
- $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not exceed 0.2V (max leakage current spec on MCLR/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on MCLR/VPP pin.
- $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR pin breakdown due to ESD or EOS.

DS30015M-page 32

6103201 0013792 987 🎟

© 1995 Microchip Technology Inc.

FIGURE 7-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 7-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): FAST VDD RISE TIME





FIGURE 7-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE TIME



© 1995 Microchip Technology Inc.

🖬 6103201 0013793 813 🖿

7.5 Device Reset Timer (DRT)

The Device Reset Timer (DRT) provides a fixed 18 ms nominal time-out on reset. The DRT operates on an internal RC oscillator. The processor is kept in RESET as long as the DRT is active. The DRT delay allows VDD to rise above VDD min., and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the device in a RESET for approximately 18 ms after the voltage on the $\overline{\text{MCLR}}/\text{VPP}$ pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the $\overline{\text{MCLR}}$ input are not required in most cases, allowing for savings in cost-sensitive and/or space restricted applications.

The Device Reset time delay will vary from chip to chip due to VDD, temperature, and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out. This is particularly important for applications using the WDT to wake the PIC16C5X from SLEEP mode automatically.

7.6 <u>Watchdog Timer (WDT)</u>

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation or SLEEP, a WDT reset or wake-up reset generates a device RESET.

The \overline{TO} bit (STATUS<4>) will be cleared upon a Watchdog Timer reset.

The WDT can be permanently disabled by programming the configuration bit WDTE as a '0' (Section 7.1).

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, time-out a period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device RESET.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum SLEEP time before a WDT wake-up reset.

DS30015M-page 34

© 1995 Microchip Technology Inc.

📕 6103201 0013794 75T 🎟






TABLE 7-7: SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset	Value on MCLR and WDT Reset
FFFh ⁽¹⁾	Config. Word ⁽²⁾	—	—	—		CP	WDTE	FOSC1	FOSC0	uuuu	uuuu
N/A	OPTION	 -		TOCS	TOSE	PSA	PS2	PS1	PS0	11 1111	11 1111

Legend: Shaded boxes = Not used by Watchdog Timer,

- = unimplemented, read as '0', u = unchanged

Note 1: Refer to the PIC16C5X Programming Specifications (literature number DS30190) to determine how to access the configuration word.

2: Only the first 8 bits of the Configuration Word are shown. Reset values (for POR, MCLR and WDT) for bits 12:8 are unimplemented, read as '0'. Initial values of bits 3:0 = 1111.

© 1995 Microchip Technology Inc.

🔳 6103201 0013795 696 🔳

7.7 Time-Out Sequence and Power Down Status Bits (TO/PD)

The TO and PD bits in the STATUS register can be tested to determine if a RESET condition has been caused by a power-up condition, a MCLR or Watchdog Timer (WDT) reset, or a MCLR or WDT wake-up reset.

TABLE 7-8: TO/PD STATUS AFTER RESET

TO	PD	RESET was caused by
1	1	Power-up (POR)
u	u	MCLR reset (normal operation) ⁽¹⁾
1	0	MCLR wake-up reset (from SLEEP)
0	1	WDT reset (normal operation)
0	0	WDT wake-up reset (from SLEEP)
•		

Legend: u = unchanged

Note 1: The TO and PD bits maintain their status (u) until a reset occurs. A low-pulse on the MCLR input does not change the TO and PD status bits.

These STATUS bits are only affected by events listed in Table 7-9.

EVENTS AFFECTING TO/PD **TABLE 7-9:** STATUS BITS

Event	TO	PD	Remarks
Power-up	1	1	
WDT Time-out	0	u	No effect on PD
SLEEP instruction	1	0	
CLRWDT instruction	1	1	

Legend: u = unchanged

A WDT time-out will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 7-8 reflects the status of TO and PD after the corresponding event.


Table 7-5 lists the reset conditions for the special function registers, while Table 7-6 lists the reset conditions for all the registers.

7.8 **Reset on Brown-Out**

A brown-out is a condition where device power (VDD) dips below its minimum value, but not to zero, and then recovers. The device should be reset in the event of a brown-out.


To reset PIC16C5X devices when a brown-out occurs, external brown-out protection circuits may be built (Figure 7-14 and Figure 7-15).

FIGURE 7-14:	BROWN-OUT PROTECTION
	CIRCUIT 1



This circuit will activate reset when VDD goes below Vz + 0.7V (where Vz = Zener voltage).

FIGURE 7-15: BROWN-OUT PROTECTION **CIRCUIT 2**



$$\frac{R1}{R1 + R2} = 0.7V$$

© 1995 Microchip Technology Inc.

DS30015M-page 36

🖬 6103201 0013796 522 페

7.9 Power-Down Mode (SLEEP)

A device may be powered down (SLEEP) and later powered up (Wake-up from SLEEP).

7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{TO} bit (STATUS<4>) is set, the \overline{PD} bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low, or hi-impedance).

It should be noted that a RESET generated by a WDT time-out does not drive the MCLR/VPP pin low.

For lowest current consumption while powered down, the TOCKI input should be at VDD or Vss and the MCLR/VPP pin must be at a logic high level (VIHMC).

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. An external reset input on MCLR/VPP pin.
- 2. A Watchdog Timer time-out reset (if WDT was enabled).

Both of these events cause a device reset. The \overline{TO} and \overline{PD} bits can be used to determine the cause of device reset. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up). The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked.

The WDT is cleared when the device wakes from sleep, regardless of the wake-up source.

7.10 Code Protection

The program memory can be code protected by selecting the code protect option when programming the device.

In a code protected mode, the configuration word will not be protected, allowing reading of all bits.

For EPROM devices, program memory locations 40h and above cannot be further programmed. However, the first 64 locations, 00h-3Fh, may be programmed. These locations are not considered "secure".

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify.

Use only the lower four bits of the ID locations and always program the upper eight bits as '1's.

Note: Microchip will assign a unique pattern number for QTP and SQTP requests and for ROM devices. This pattern number will be unique and traceable to the submitted code.

© 1995 Microchip Technology Inc.

6103201 0013797 469 📟

NOTES:

PAGE(S) INTENTIONALLY BLANK

•

DS30015M-page 38

📕 6103201 0013798 3T5 🖿

Powered by ICminer.com Electronic-Library Service CopyRight 2003

© 1995 Microchip Technology Inc.

8.0 INSTRUCTION SET SUMMARY

Each PIC16C5X instruction is a 12-bit word divided into an OPCODE, which specifies the instruction type, and one or more operands which further specify the operation of the instruction. The PIC16C5X instruction set summary in Table 8-2 groups the instructions into byte-oriented, bit-oriented, and literal and control operations. Table 8-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator is used to specify which one of the 32 file registers is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1:	OPCODE FIELD
	DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
w	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
×	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
WDT	Watchdog Timer Counter
TO	Time-Out bit
PD	Power-Down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
Ę	In the set of
italics	User defined term (font is courier)


All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS



© 1995 Microchip Technology Inc.

📷 6703507 0073444 537 📷

		······································		10	Dit One	odo		
Mnemo				<u> </u>	Bit Opc		Status	
Operan	lds	Description	Cycles	MSb		LSb	Affected	Notes
ADDWF	f,d	Add W and f	1	0001	11df	ffff	C,DC,Z	1,2,4
ANDWF	f,d	AND W with f	1	0001	01df	ffff	Z	2,4
CLRF	f	Clear f	1	0000	011f	ffff	Z	4
CLRW	_	Clear W	1	0000	0100	0000	Z	
COMF	f, d	Complement f	1	0010	01df	ffff	Z	
DECF	f, d	Decrement f	1	0000	11df	ffff	Z	2,4
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0010	11df	ffff	None	2,4
INCF	f, d	Increment f	1	0010	10df	ffff	Z	2,4
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0011	11df	ffff	None	2,4
IORWF	f, d	Inclusive OR W with f	1	0001	00df	ffff	Z	2,4
MOVF	f, d	Move f	1	0010	00df	ffff	Z	2,4
MOVWF	f	Move W to f	1	0000	001f	ffff	None	1,4
NOP	_	No Operation	1	0000	0000	0000	None	
RLF	f, d	Rotate left f through Carry	1	0011	01df	ffff	С	2,4
RRF	f, d	Rotate right f through Carry	1	0011	00df	ffff	С	2,4
SUBWF	f, d	Subtract W from f	1	0000	10df	ffff	C,DC,Z	1,2,4
SWAPF	f, d	Swap f	1	0011	10df	ffff	None	2,4
XORWF	f, d	Exclusive OR W with f	1	0001	10df	ffff	Z	2,4
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS						
BCF	f, b	Bit Clear f	1	0100	bbbf	ffff	None	2,4
BSF	f, b	Bit Set f	1	0101	bbbf	ffff	None	2,4
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	0110	bbbf	ffff	None	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	0111	bbbf	ffff	None	
LITERAL A	ND CO	NTROL OPERATIONS						
ANDLW	k	AND literal with W	1	1110	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1001	kkkk	kkkk	None	1
CLRWDT	k	Clear Watchdog Timer	1	0000	0000	0100	TO, PD	
GOTO	k	Unconditional branch	2	101k	kkkk	kkkk	None	
IORLW	k	Inclusive OR Literal with W	1	1101	kkkk	kkkk	Z	
MOVLW	k	Move Literal to W	1	1100	kkkk	kkkk	None	
OPTION	k	Load OPTION register	1	0000	0000	0010	None	
RETLW	k	Return, place Literal in W	2	1000	kkkk	kkkk	None	
SLEEP		Go into standby mode	1	0000	0000	0011	TO, PD	
TRIS	f	Load TRIS register	1	0000	0000	Offf	None	3
XORLW	k	Exclusive OR Literal to W	1	1111	kkkk	kkkk	Z	

TABLE 8-2: INSTRUCTION SET SUMMARY

Note 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except forGOTO. (Section 4.5)

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 5, 6, or 7 causes the contents of the W register to be written to the tristate latches of PORTA, B or C, respectively. A '1' forces the pin to a hi-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

DS30015M-page 40

📷 PI03507 0073900 993 📷

© 1995 Microchip Technology Inc.

ADDWF	Add W and f			
Syntax:	[label] ADDWF f,d			
Operands:	$0 \le f \le 31$ $d \in [0,1]$			
Operation:	$(W) + (f) \to (dest)$			
Status Affected:	C, DC, Z			
Encoding:	0001 11df ffff			
Description:	Add the contents of the W register and register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example:	ADDWF FSR, 0			
Before Instru W = FSR = After Instruct W = FSR =	0x17 0xC2 tion 0xD9			
FSR =	0xC2			

ANDWF	AND W with f				
Syntax:	[<i>label</i>] ANDWF f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$				
Operation:	(W) .AND. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0001 01df ffff				
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is '1' the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	ANDWF FSR, 1				
Before Instru W = FSR =	0x17				
After Instruct W = FSR =	0x17				

ANDLW	And literal with W				
Syntax:	[label] ANDLW k				
Operands:	0 ≤ k ≤ 255				
Operation:	(W).AND. (k) \rightarrow (W)				
Status Affected:	Z				
Encoding:	1110 kkkk kkkk				
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. T result is placed in the W register.	The			
Words:	1				
Cycles:	1				
Example:	ANDLW 0x5F				
Before Instru W =	uction 0xA3				
After Instruc W =	tion 0x03				

BCF	Bit Clear	f			
Syntax:	[label]	BCF f,t)		
Operands:	$0 \le f \le 31$ $0 \le b \le 7$	$0 \le f \le 31$ $0 \le b \le 7$			
Operation:	$0 \rightarrow (f < b)$	>)			
Status Affected:	None				
Encoding:	0100	bbbf	ffff		
Description:	Bit 'b' in re	Bit 'b' in register 'f' is cleared.			
Words:	1				
Cycles:	1				
Example:	BCF	FLAG_REG	3 , 7		
Before Instruction FLAG_REG = 0xC7					
After Instruc FLAG_R	tion EG = 0x47	,			

© 1995 Microchip Technology Inc.

6103201 0013801 71T 📟

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DS30015M-page 41

BSF	Bit Set f			
Syntax:	[label]	BSF f,b		
Operands:	$0 \le f \le 31$ $0 \le b \le 7$			
Operation:	$1 \rightarrow (f < b)$	>)		
Status Affected:	None			
Encoding:	0101	bbbf	ffff	
Description:	Bit 'b' in re	gister 'f' is	set.	•
Words:	1			
Cycles:	1			
Example:	BSF	FLAG_REG	g, 7	
Before Instru FLAG_R	uction EG = 0x0A			
After Instruc FLAG_R	tion EG = 0x8A	L.		

BTFSS	Bit Test f, Skip if Set			
Syntax:	[label] BTFSS f,b			
Operands:	$0 \le f \le 31$ $0 \le b < 7$			
Operation:	skip if (f) = 1			
Status Affected:	None			
Encoding:	0111 bbbf ffff			
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and an NOP is executed instead, making this a 2 cycle instruction.			
Words:	1			
Cycles:	1(2)			
Example:	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE •			
Before Instru				
After Instruc If FLAG< PC if FLAG< PC	<pre>:1> = 0, = address (FALSE);</pre>			

BTFSC	Bit Test f, Skip if Clear					
Syntax:	[label] BTFSC f,b					
Operands:	$0 \le f \le 31$ $0 \le b \le 7$					
Operation:	skip if (f) = 0					
Status Affected:	None					
Encoding:	0110 bbbf ffff					
Description:	If bit 'b' in register 'f' is 0 then the next instruction is skipped. If bit 'b' is 0 then the next instruction fetched during the current instruction execution is discarded, and an NOP is executed instead, making this a 2 cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example:	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •					
Before Instru PC	uction = address (HERE)					
After Instruc if FLAG< PC if FLAG< PC	<pre>.1> = 0, = address (TRUE);</pre>					

DS30015M-page 42

© 1995 Microchip Technology Inc.

🛤 6103201 0013802 656 📟

CALL	Subroutine Call				
Syntax:	[<i>label</i>] CALL k				
Operands:	0 ≤ k ≤ 255				
Operation:	(PC) + 1 \rightarrow Top of Stack; k \rightarrow PC<7:0>; (STATUS<6:5>) \rightarrow PC<10:9>; 0 \rightarrow PC<8>				
Status Affected:	None				
Encoding:	1001 kkkk kkkk				
Description:	Subroutine call. First, return address (PC+1) is pushed onto the stack. The eight bit immediate address is loaded into PC bits <7:0>. The upper bits PC<10:9> are loaded from STA- TUS<6:5>, PC<8> is cleared. CALL is a two cycle instruction.				
Words:	1				
Cycles:	2				
Example:	HERE CALL THERE				
Before Instru PC =					
	tion address (THERE) address (HERE + 1)				

CLRF	Clear f				
Syntax:	[label]	[label] CLRF f			
Operands:	$0 \le f \le 3^{-1}$	I			
Operation:	$\begin{array}{l} 00h \rightarrow (f \\ 1 \rightarrow Z \end{array}$	$\begin{array}{l} 00h \rightarrow (f); \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z				
Encoding:	0000	011f	ffff		
Description:	The conte and the Z	nts of regis bit is set.	ster 'f' are	cleared	
Words:	1				
Cycles:	1				
Example:	CLRF	FLAG_REC	3		
Before Instru FLAG_RI		0x5A			
After Instruct FLAG_RI Z		0x00 1			

CLRW	Clear W			
Syntax:	[label] CLRW			
Operands:	None			
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}); \\ 1 \rightarrow \text{Z} \end{array}$			
Status Affected:	Z			
Encoding:	0000 0100 0000			
Description:	The W register is cleared. Zero bit (Z) is set.			
Words:	1			
Cycles:	1			
Example:	CLRW			
Before Instru W =	uction 0x5A			
After Instruct W = Z =	tion 0x00 1			
CLRWDT	Clear Watchdog Timer			
Syntax:	[label] CLRWDT			
Operands:	None			
Operation:	00h \rightarrow WDT; 0 \rightarrow WDT prescaler (if assigned); 1 \rightarrow TO; 1 \rightarrow PD			
Status Affected:	TO, PD			
Status Affected: Encoding:				
Encoding:	TO, PD 0000 0000 0100 The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are			
Encoding: Description:	TO, PD000000000100The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.			
Encoding: Description: Words:	TO, PD000000000100The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set.1			
Encoding: Description: Words: Cycles:	TO, PD 0000 0000 0100 The CLRWDT instruction resets the WDT. It also resets the prescaler, if the prescaler is assigned to the WDT and not Timer0. Status bits TO and PD are set. 1 1 CLRWDT uction			

© 1995 Microchip Technology Inc.

🖬 6103201 0013803 592 🎟

COMF	Complement f				
Syntax:	[label] COMF f,d				
Operands:	0 ≤ f ≤ 31 d ∈ [0,1]				
Operation:	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0010 01df ffff				
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	COMF REG1,0				
Before Instru REG1	uction = 0x13				
After Instruc REG1 W	tion = 0x13 = 0xEC				

DECF	Decrement f				
Syntax:	[<i>label</i>] DECF f,d				
Operands:	$0 \le f \le 31$ d \equiv [0,1]				
Operation:	(f) – 1 \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0000 11df ffff				
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	decf cnt, 1				
Before Instru	uction				
CNT	= 0x01				
Z	= 0				
After Instruction					
CNT	= 0x00				
Z	= 1				

DECFSZ	Decrement f, Skip if 0				
Syntax:	[label] DECFSZ f,d				
Operands:	0 ≤ f ≤ 31 d ∈ [0,1]				
Operation:	(f) $-1 \rightarrow d$; skip if result = 0				
Status Affected:	None				
Encoding:	0010 11df ffff				
Description:	The contents of register 'f are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example:	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE •				
Before Instru	•				
PC	= address (HERE)				
After Instruc CNT if CNT PC if CNT PC	= CNT - 1; T = 0, = address (CONTINUE);				
GOTO	Unconditional Branch				
Syntax:	[label] GOTO k				
Om e nem de l					

Syntax:	[<i>label</i>] GOTO k				
Operands:	0 ≤ k ≤ 511				
Operation:	k → PC<8:0>; STATUS<6:5> → PC<10:9>				
Status Affected:	None				
Encoding:	101k kkkk kkkk				
Description:	GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two cycle instruction.				
Words:	1				
Cycles:	2				
Example:	GOTO THERE				
After Instruc PC =	tion address (THERE)				

DS30015M-page 44

© 1995 Microchip Technology Inc.

📟 6103201 0013804 429 페

INCF	Increment f				
Syntax:	[<i>label</i>] INCF f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$				
Operation:	(f) + 1 \rightarrow (dest)				
Status Affected:	Z				
Encoding:	0010 10df ffff				
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.				
Words:	1				
Cycles:	1				
Example:	INCF CNT, 1				
Before Instru CNT Z After Instruct CNT Z	= 0xFF = 0				

Increment f, Skip if 0

INCFSZ

IORLW	Inclusive OR literal with W				
Syntax:	[label] IORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .OR. (k) \rightarrow (W)				
Status Affected:	Z				
Encoding:	1101 kkkk kkkk				
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W register.				
Words:	1				
Cycles:	1				
Example:	IORLW 0x35				
Before Instru W =	iction 0x9A				
After Instruct W = Z =	tion 0xBF 0				

	IORWF	Inclusive	e OR W w	/ith f	
	Syntax:	[label]	IORWF	f,d	
-	Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$	I		
	Operation:	(W).OR.	$(f) \rightarrow (des$	st)	
	Status Affected:	Z			
	Encoding:	0001	00df	ffff]
	Description:	ter 'f'. If 'd' the W reg	OR the W i is 0 the re ister. If 'd' i ck in regist	sult is places and the res	ced in
	Words:	1			
	Cycles:	1			
	Example:	IORWF		RESULT,	0
	Before Instru RESULT W				
	After Instruct	ion			
	RESULT W Z	= 0x13 = 0x93 = 0			

Syntax:	[label] INCFSZ f,d				
-					
Operands:	$0 \le f \le 31$ d \equiv [0,1]				
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0				
Status Affected:	None				
Encoding:	0011 lldf ffff				
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, then the next instruc- tion, which is already fetched, is dis- carded and an NOP is executed instead making it a two cycle instruc- tion.				
Words:	1				
Cycles:	1(2)				
Example:	HERE INCFSZ CNT, 1 GOTO LOOP				
	CONTINUE .				
	•				
Before Instru PC	uction = address (HERE)				
After Instruc	tion				
CNT	= CNT + 1;				
if CNT	= 0,				
PC if CNT	<pre>= address (CONTINUE); ≠ 0.</pre>				
PC	= address (HERE +1)				

© 1995 Microchip Technology Inc.

📾 6103201 0013805 365 📟

MOVF	Move f						
Syntax:	[label]	MOVF	f,d				
Operands:	$0 \le f \le 31$ $d \in [0,1]$						
Operation:	(f) \rightarrow (de:	st)					
Status Affected:	Ζ·						
Encoding:	0010	00df	ffff				
Description:	The contents of register 'f' is moved to destination 'd'. If 'd' is 0, destination is the W register. If 'd' is 1, the destination is file register 'f'. 'd' is 1 is useful to test a file register since status flag Z is affected.						
Words:	1						
Cycles:	1						
Example:	MOVF	FSR,	0				
After Instruct							
W =	value in FSR register						

MOVWF	Move W	to f		
Syntax:	[label]	MOVWF	= f	
Operands:	$0 \le f \le 31$			
Operation:	$(W) \rightarrow (f)$)		
Status Affected:	None			
Encoding:	0000	001f	ffff	
Description:	Move data ter 'f'.	from the '	W register	to regis-
Words:	1			
Cycles:	1			
Example:	MOVWF	TEMP_REG	Ĵ	
Before Instru TEMP_R W	EG =	0xFF 0x4F		
After Instruct TEMP_R W	EG =	0x4F 0x4F		

MOVLW	Move Literal to W					
Syntax:	[label]	[label] MOVLW k				
Operands:	$0 \le k \le 2$	55				
Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Encoding:	1100	kkkk	kkkk			
Description:	The eight bit literal 'k' is loaded into the W register. The don't cares will assemble as 0s.					
Words:	1					
Cycles:	1					
Example:	MOVLW 0×5A					
After Instruc W =	tion 0x5A					

NOP	No Oper	ation	
Syntax:	[label]	NOP	
Operands:	None		
Operation:	No opera	ation	
Status Affected:	None		
Encoding:	0000	0000	0000
Description:	No opera	ation.	
Words:	1		
Cycles:	1		
Example:	NOP		

DS30015M-page 46

📷 6103501 0013806 511 📷

© 1995 Microchip Technology Inc.

OPTION	Load OF	TION Re	gister	
Syntax:	[label]	OPTION	I	
Operands:	None			
Operation:	$(W) \rightarrow O$	$(W) \rightarrow OPTION$		
Status Affected:	None			
Encoding:	0000	0000	0010	
Description:	The conte into the O		•	s loaded
Words:	1			
Cycles:	1			
Example	OPTION			
Before Instru	ruction			
W	= 0x07			
After Instruct OPTION				

RETLW	Return with Literal in W		
Syntax:	[<i>label</i>] RETLW k		
Operands:	$0 \le k \le 255$		
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC		
Status Affected:	None		
Encoding:	1000 kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example:	CALL TABLE ;W contains ;table offset ;value. • ;W now has table • ;value.		
TABLE	<pre>ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;</pre>		
Before Instru W =			
After Instruct W =	ion value of k8		

RLF	Rotate Left f through Carry		
Syntax:	[<i>label</i>] RLF f,d		
Operands:	0 ≤ f ≤ 31 d ∈ [0,1]		
Operation:	See description below		
Status Affected:	С		
Encoding:	0011 01df ffff		
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'		
Words:	1		
Cycles:	1		
Example:	RLF REG1,0		
Before Instru	uction		
REG1 C	= 1110 0110 = 0		
After Instruc	5		
REG1	= 1110 0110		
w	= 1100 1100		
С	= 1		
RRF	Bototo Dight fithyough Course		
	Rotate Right f through Carry		
Syntax:	[<i>label</i>] RRF f,d		
Syntax:	[<i>label</i>] RRF f,d 0 ≤ f ≤ 31		
Syntax: Operands:	$\begin{bmatrix} label \end{bmatrix}$ RRF f,d 0 \leq f \leq 31 d \in [0,1]		
Syntax: Operands: Operation:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below		
Syntax: Operands: Operation: Status Affected:	$[label] RRF f,d$ $0 \le f \le 31$ $d \in [0,1]$ See description below C $0011 00df ffff$ The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the		
Syntax: Operands: Operation: Status Affected: Encoding:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.		
Syntax: Operands: Operation: Status Affected: Encoding: Description:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. C register 'f'		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' $C \rightarrow register 'f' \rightarrow 1$		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REG1, 0		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REG1, 0 Uction = 1110 0110		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1 C	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REG1, 0 uction = 1110 0110 = 0		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. 1 1 RRF REG1, 0 uction = 1110 0110 = 0		
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example: Before Instru REG1 C After Instruc	[<i>label</i>] RRF f,d $0 \le f \le 31$ $d \in [0,1]$ See description below C 0011 00df ffff The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f' 1 1 RRF REG1, 0 uction = 1110 0110 = 0 tion		

© 1995 Microchip Technology Inc.

6103201 0013807 138 📟

SLEEP	Enter SLEEP Mode	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SLEEP	Syntax:	[<i>label</i>] SUBWF f,d
Operands: Operation:	None $00h \rightarrow WDT;$	Operands:	0 ≤ f ≤ 31 d ∈ [0,1]
Operation.	$0 \rightarrow WDT$ prescaler;	Operation:	$(f) - (W) \rightarrow (dest)$
	$1 \rightarrow \overline{\text{TO}};$	Status Affected:	C, DC, Z
0	$0 \rightarrow \overline{PD}$	Encoding:	0000 10df ffff
Status Affected:		Description:	Subtract (2's complement method) the
Encoding: Description:	0000 0000 0011 Time-out status bit (TO) is set. The power down status bit (PD) is cleared.		W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
	The WDT and its prescaler are	Words:	1
	cleared. The processor is put into SLEEP mode	Cycles:	1
	with the oscillator stopped. See sec-	Example 1:	SUBWF REG1, 1
	tion on SLEEP for more details.	Before Instr	
Words:	1	REG1 W	= 3 = 2
Cycles: Example:	1	С	= ?
Example.	SLEEP	After Instruc REG1	tion = 1
		W	= 2
		С	= 1 ; result is positive
		Example 2:	
		Before Instr REG1	= 2
		W	= 2
		C After Instruc	= ?
		REG1	= 0
		w C	= 2 = 1 ; result is zero
		Example 3:	
		Before Instr	ruction
		REG1	= 1
		W C	= 2 = ?
		After Instruc	
		REG1	= FF
		w C	= 2= 0 ; result is negative

DS30015M-page 48

© 1995 Microchip Technology Inc.

🖬 6103201 0013808 074 🖿

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	[label] SWAPF f,d		
Operands:	$0 \le f \le 3$ $d \in [0,1]$	0 ≤ f ≤ 31 d ∈ [0,1]		
Operation:		(f<3:0>) → (dest<7:4>); (f<7:4>) → (dest<3:0>)		
Status Affected:	None			
Encoding:	0011 10df ffff			
Description:	The upper and lower nibbles of register 'f are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.			
Words:	1			
Cycles:	1			
Example	SWAPF	REG1,	0	
Before Instru REG1	ruction = 0xA5			
After Instruc REG1 W	tion = 0xA5 = 0X5/			

TRIS	Load TRIS Register		
Syntax:	[<i>label</i>] TRIS f		
Operands:	f = 5, 6 or 7		
Operation:	(W) \rightarrow TRIS register f		
Status Affected:	None		
Encoding:	0000 0000 Offf		
Description:	TRIS register 'f' ($f = 5, 6, \text{ or } 7$) is loaded with the contents of the W register		
Words:	1		
Cycles:	1		
Example	TRIS PORTA		
Before Instru	e Instruction		
W	= 0XA5		
After Instruc TRISA	tion = 0XA5		

XORLW	Exclusiv	/e OR lite	eral with	w
Syntax:	[<i>label</i>]	[<i>label</i>] XORLW k		
Operands:	$0 \le k \le 2$	0 ≤ k ≤ 255		
Operation:	(W) .XO	$R.\ k\to(W$	/)	
Status Affected:	Z			
Encoding:	1111	kkkk	kkkk	
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Example:	XORLW	0xAF		
Before Instru W =	uction 0xB5			
After Instruction				
W =	0x1A			
XOBWE	Exclusiv	e OR W	with f	

XORWF	Exclusive OR W with f		
Syntax:	[<i>label</i>] XORWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(W) .XOR. (f) \rightarrow (dest)		
Status Affected:	Z ·		
Encoding:	0001 10df ffff		
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example	XORWF REG,1		
Before Instru REG W	= 0xAF = 0xB5		
After Instruc REG W	αon = 0x1A = 0xB5		

© 1995 Microchip Technology Inc.

🖬 6103201 0013809 TOO 🔜

NOTES:

PAGE(S) INTENTIONALLY BLANK

•

DS30015M-page 50

© 1995 Microchip Technology Inc.

📰 6103501 0013810 255 📷

Powered by ICminer.com Electronic-Library Service CopyRight 2003

9.0 DEVELOPMENT SUPPORT

9.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER™ Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART™ Low-Cost Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- MPASM Assembler
- MPSIM Software Simulator
- C Compiler (MP-C)
- Fuzzy logic development system (*fuzzy*TECH[®]–MP)

9.2 <u>PICMASTER High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. A PICMASTER System configuration is shown in Figure 9-1.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers. The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and better) machine platform and the Microsoft[®] Windows[®] 3.x environment was chosen to best make these features available to you, the end user.

The PICMASTER Universal Emulator System consists primarily of four major components:

- Host-Interface Card
- · Emulator Control Pod
- Target-Specific Emulator Probe
- · PC-Host Emulation Control Software

The Windows operating system allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window.

PC-Host Emulation Control software takes full advantage of Dynamic Data Exchange (DDE), a feature of Windows. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows, as many as four PICMASTER emulators can be run simultaneously from the same PC making development of multi-microcontroller systems possible (e.g., a system containing a PIC16CXX processor and a PIC17CXX processor).

The PICMASTER probes specifications are shown in Table 9-1.




FIGURE 9-1: PICMASTER SYSTEM CONFIGURATION

© 1995 Microchip Technology Inc.

6103201 0013811 669 **mm**

TABLE 9-1:PICMASTER PROBE
SPECIFICATION

	PICMASTER	PROBE		
Devices	PROBE	Maximum Frequency	Operating Voltage	
PIC16C54	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16C54A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR54	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR54A	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16CR54B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C55	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR55	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C56	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR56	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C57	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR57A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR57B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C58A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR58A	PROBE-16D	20 MHz	4.5V - 5.5V	
PIC16CR58B	PROBE-16D ⁽¹⁾	20 MHz	4.5V - 5.5V	
PIC16C61	PROBE-16G	10 MHz	4.5V - 5.5V	
PIC16C62	PROBE-16E	10 MHz	4.5V - 5.5V	
PIC16C62A	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16CR62	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C63	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C64	PROBE-16E	10 MHz	4.5V - 5.5V	
PIC16C64A	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16CR64	PROBE-16E ⁽¹⁾	10 MHz	4.5V - 5.5V	

TABLE 9-1:PICMASTER PROBESPECIFICATION

	BIOLINGTER	PRO	OBE	
Devices	PICMASTER PROBE	Maximum Frequency	Operating Voltage	
PIC16C65	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C65A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C620	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C621	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C622	PROBE-16H	10 MHz	4.5V - 5.5V	
PIC16C70	PROBE-16B ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C71	PROBE-16B	10 MHz	4.5V - 5.5V	
PIC16C71A	PROBE-16B ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C72	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C73	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C73A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C74	PROBE-16F	10 MHz	4.5V - 5.5V	
PIC16C74A	PROBE-16F ⁽¹⁾	10 MHz	4.5V - 5.5V	
PIC16C83	PROBE-16C	10 MHz	4.5V - 5.5V	
PIC16C84	PROBE-16C	10 MHz	4.5V - 5.5V	
PIC17C42	PROBE-17B	20 MHz	4.5V - 5.5V	
PIC17C43	PROBE-17B	20 MHz	4.5V - 5.5V	
PIC17C44	PROBE-17B	20 MHz	4.5V - 5.5V	

Note 1: This PICMASTER probe can be used to functionally emulate the device listed in the previous column. Contact your Microchip sales office for details.

DS30015M-page 52

© 1995 Microchip Technology Inc.

🖬 6103201 0013812 5T5 📰

9.3 PRO MATE Universal Programmer

The PRO MATE Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

In PC-hosted mode, the PRO MATE connects to the PC via one of the COM (RS-232) ports. PC based user-interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of bit configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (Intel[®] hex format) are some of the features of the software. Essential commands such as read, verify, program and blank check can be issued from the screen. Additionally, serial programmed with a different serial number, sequential or random.

The PRO MATE has a modular "programming socket module". Different socket modules are required for different processor types and/or package types.

PRO MATE supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

9.4 <u>PICSTART Low-Cost Development</u> System

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. A PC-based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. PICSTART is not recommended for production programming.

9.5 <u>PICDEM-1 Low-Cost PIC16/17</u> Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

9.6 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include RS-232 interface, push-button switches, a а potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

© 1995 Microchip Technology Inc.

🖬 6103201 0013813 431 🔳

DS30015M-page 53

9.7 <u>MPLAB Integrated Development</u> Environment Software

The MPLAB Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator (available soon)
- A project manager
- Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

MPLAB allows you to:

- edit your source files (either assembly or "C")
- one touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- debug using:
 - source files
 - absolute listing file
- transfer data dynamically via DDE (soon to be replaced by OLE)
- · run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator (available soon) allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

9.8 MPASM Assembler

The MPASM Cross Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

- Data Directives are those that control the allocation of memory and provide a way to refer to data items symbolically (i.e., by meaningful names).
- **Control Directives** control the MPASM listing display. They allow the specification of titles and sub-titles, page ejects and other listing control. This eases the readability of the printed output file.
- **Conditional Directives** permit sections of conditionally assembled code. This is most useful where additional functionality may wished to be added depending on the product (less functionality for the low end product, then for the high end product). Also this is very helpful in the debugging of a program.
- Macro Directives control the execution and data allocation within macro body definitions. This makes very simple the re-use of functions in a program as well as between programs.

DS30015M-page 54

🖿 6103201 0013814 378 🔳

9.9 MPSIM Software Simulator

The MPSIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode. MPSIM fully supports symbolic debugging using MP-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

9.10 MP-C C Compiler

The MP-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the PICMASTER Universal Emulator memory display (PICMASTER emulator software versions 1.13 and later).

The MP-C Code Development System is supplied directly by Byte Craft Limited of Waterloo, Ontario, Canada. If you have any questions, please contact your regional Microchip FAE or Microchip technical support personnel at (602) 786-7627.

9.11 <u>fuzzyTECH-MP Fuzzy Logic</u> Development System

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

9.12 Development Systems

For convenience, the development tools are packaged into comprehensive systems as listed in Table 9-2.

ltem	Name System Description						
1.	PICMASTER System	PICMASTER In-Circuit Emulator, PRO MATE Programmer, Assembler, Soft- ware Simulator, Samples and your choice of Target Probe.					
2.	PICSTART System	PICSTART Low-Cost Prototype Programmer, Assembler, Software Simulator and Samples.					
3.	PRO MATE System	PRO MATE Universal Programmer, full featured stand-alone or PC-hosted programmer, Assembler, Simulator					

© 1995 Microchip Technology Inc.

🖬 6103201 0013815 204 🖿

NOTES:

PAGE(S) INTENTIONALLY BLANK

DS30015M-page 56

© 1995 Microchip Technology Inc.

🖬 6103201 0013816 140 📖

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DS30015M-page 57

10.0 ELECTRICAL CHARACTERISTICS - PIC16C54/55/56/57

Absolute Maximum Ratings†

Ambient Temperature under bias	–55°C to +125°C
Storage Temperature	
Voltage on VDD with respect to VSS	
Voltage on MCLR with respect to Vss ⁽²⁾	0V to +14V
Voltage on all other pins with respect to Vss	–0.6V to (VDD + 0.6V)
Total Power Dissipation ⁽¹⁾	800 mW
Max. Current out of Vss pin	
Max. Current into VDD pin	50 mA
Max. Current into an input pin (T0CKI only)	±500 μA
Input Clamp Current, Ιικ (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Max. Output Current sunk by any I/O pin	25 mA
Max. Output Current sourced by any I/O pin	20 mA
Max. Output Current sourced by a single I/O port (PORTA, B or C)	40 mA
Max. Output Current sunk by a single I/O port (PORTA, B or C)	50 mA
Note 1: Power Dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD - V	OH) $x \text{ IOH} + \sum (\text{VOL } x \text{ IOL})$
Note 2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, m a series resistor of 50 to 100 Ω should be used when applying a "low" level to th pulling this pin directly to Vss	

¹NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1995 Microchip Technology Inc.

📰 PT03507 0073875 085 📰

TABLE 10-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
(RC, XT & 10) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C5X-RC	PIC16C5X-RC PIC16C5X-XT			
RC	VDD: 3.0 V to 6.2 V IDD: 3.3 mA max. at 5. V IPD: 9 μA max. at 3.0 V, WDT dis Freq: 4 MHz max.	N/A			
хт	VDD: 3.0V to 6.25V IDD: 1.8 mA typ. at 5.5V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 4 MHz max.	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.	N/A		
HS	VDD: 4.5V to 5.5V IDD: 9.0 mA typ. at 5.5V IPD: 0.6 μA typ. at 3.0V WDT dis Freq: 20 MHz max.		VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 10 MHz max.		
LP	VDD: 2.5V to 6.25V IDD: 15 μA typ. at 3.0V IPD: 0.6 μA typ. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 15 μA typ. at 3.0V IPD: 0.6 μA typ. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 15 μA typ. at 3.0V IPD: 0.6 μA typ. at 3.0V, WDT dis Freq: 40 kHz max.		

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

TABLE 10-2:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
(HS, LP & JW) AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC16C5X-HS	PIC16C5X-LP	PIC16C5X/JW
RC		N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.
ХТ	N/A	N/A	VDD: 3.0V to 6.25V IDD: 3.3 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 20 MHz max.	N/A	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 9 μA max. at 3.0V, WDT dis Freq: 20 MHz max.
LP	VDD: 2.5V to 6.25V IDD: 15 μA typ. at 3.0V IPD: 0.6 μA typ. at 3.0V; WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V, WDT dis Freq: 40 kHz max.	VDD: 2.5V to 6.25V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V, WDT dis Freq: 40 kHz max.

The shaded sections indicate oscillator selections which should work by design, but are not tested. It is recommended that the user select the device type from information in unshaded sections.

DS30015M-page 58

© 1995 Microchip Technology Inc.

🖬 6103201 0013818 T13 📰

10.1 DC Characteristics: PIC16C5X-RC, XT, 10, HS, LP (Commercial)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Supply Voltage	VDD								
PIC16C5X-RC		3.0		6.25	V	Fosc = DC to 4 MHz			
PIC16C5X-XT		3.0		6.25	V	Fosc = DC to 4 MHz			
PIC16C5X-10		4.5		5.5	V	Fosc = DC to 10 MHz			
PIC16C5X-HS		4.5		5.5	V	Fosc = DC to 20 MHz			
PIC16C5X-LP		2.5		6.25	V	Fosc = DC to 40 kHz			
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		V	Device in SLEEP Mode			
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset			
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*	 - - - -		V/ms	See Section 7.4 for details on Power-On Reset			
Supply Current ⁽³⁾	IDD								
PIC16C5X-RC ⁽⁴⁾			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V			
PIC16C5X-XT			1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V			
PIC16C5X-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V			
PIC16C5X-HS			4.8	10	mA	FOSC = 10 MHz, VDD = 5.5V			
			9.0	20	mA	FOSC = 20 MHz, VDD = 5.5V			
PIC16C5X-LP			15	32	μΑ	Fosc = 32 kHz, VDD = 3.0V, WDT disabled			
Power Down Current ⁽⁵⁾	IPD								
			4.0	12	μA	VDD = 3.0V, WDT enabled			
			0.6	9	μA	VDD = 3.0V, WDT disabled			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
- OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
- V_{ss} , TOCKI = VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

© 1995 Microchip Technology Inc.

🔳 6103201 0013819 95T 📕

10.2 DC Characteristics: PIC16C5XI-RC, XT, 10, HS, LP (Industrial)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	VDD							
PIC16C5XI-RC		3.0		6.25	V	Fosc = DC to 4 MHz		
PIC16C5XI-XT		3.0		6.25	V	Fosc = DC to 4 MHz		
PIC16C5XI-10		4.5		5.5	V	Fosc = DC to 10 MHz		
PIC16C5XI-HS		4.5		5.5	V	Fosc = DC to 20 MHz		
PIC16C5XI-LP		2.5		6.25	V	Fosc = DC to 40 kHz		
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		V	Device in SLEEP mode		
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset		
VDD Rise Rate to ensure Power-On Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-On Reset		
Supply Current ⁽³⁾	loo							
PIC16C5XI-RC ⁽⁴⁾			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V		
PIC16C5XI-XT			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V		
PIC16C5XI-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
PIC16C5XI-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V		
			9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V		
PIC16C5XI-LP			19	40	μA	Fosc = 32 kHz, Vdd = 3.0V, WDT disabled		
Power Down Current ⁽⁵⁾	IPD							
			5.0	14	μΑ	VDD = 3.0V, WDT enabled		
			0.6	12	μA	VDD = 3.0V, WDT disabled		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to

Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.

4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .

5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

DS30015M-page 60

© 1995 Microchip Technology Inc.

💼 6703507 0073950 647 📷

10.3 DC Characteristics: PIC16C5XE-RC, XT, 10, HS, LP (Automotive)

DC Characteristics Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions			
Supply Voltage	VDD								
PIC16C5XE-RC		3.25		6.0	V	Fosc = DC to 4 MHz			
PIC16C5XE-XT		3.25		6.0	V	Fosc = DC to 4 MHz			
PIC16C5XE-10		4.5		5.5	V	Fosc = DC to 10 MHz			
PIC16C5XE-HS		4.5		5.5	V	Fosc = DC to 16 MHz			
PIC16C5XE-LP		2.5		6.0	V	Fosc = DC to 40 kHz			
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		v	Device in SLEEP mode			
VDD Start Voltage to ensure Power-On Reset	VPOR		Vss		V	See Section 7.4 for details on Power-On Reset			
VDD rise rate to ensure Power-On Reset	SVDD	0.05*			V/ms	See Section 7.4 for details on Power-On Reset			
Supply Current ⁽³⁾	IDD								
PIC16C5XE-RC ⁽⁴⁾			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V			
PIC16C5XE-XT			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V			
PIC16C5XE-10			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V			
PIC16C5XE-HS			4.8	10	mA	FOSC = 10 MHz, VDD = 5.5V			
			9.0	20	mA	Fosc = 16 MHz, VDD = 5.5V			
PIC16C5XE-LP			25	55	μΑ	Fosc = 32 kHz, VDD = 3.25V, WDT disabled			
Power Down Current ⁽⁵⁾	IPD								
			5.0	22	μΑ	VDD = 3.25V, WDT enabled			
			0.8	18	μΑ	VDD = 3.25V, WDT disabled			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

- a) The test conditions for all IDD measurements in active operation mode are:
- OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to
- Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in k Ω .
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

© 1995 Microchip Technology Inc.

🖬 6103201 0013821 508 페

Powered by ICminer.com Electronic-Library Service CopyRight 2003

10.4 DC Characteristics: PIC16C5X-RC, XT, 10, HS, LP (Commercial) PIC16C5XI-RC, XT, 10, HS, LP (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)Operating Voltage VDD range is described in Section 10.1, Section 10.2 at Section 10.3.							
Characteristic	Sym	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
Input Low Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	VIL	Vss Vss Vss Vss Vss		0.2 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP			
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vih	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all V _{DD} ⁽⁵⁾ 4.0V < V _{DD} ≤ 5.5V ⁽⁵⁾ V _{DD} > 5.5V PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP			
Hysteresis of Schmitt Trigger inputs	VHYS	0.15VDD*			V				
Input Leakage Current ^(2,3) I/O ports MCLR	lı∟	-1 ° -5	0.5 0.5	+1 +5	μΑ μΑ μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD			
T0CKI OSC1		-3 -3	0.5 0.5	+3 +3	μΑ μΑ	Vss \leq VPIN \leq VDD Vss \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP			
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	v v	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC			
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD - 0.7 VDD - 0.7			v v	ІОН = -5.4 mA, VDD = 4.5V ІОН = -1.0 mA, VDD = 4.5V, PIC16C5X-RC			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.

DS30015M-page 62

© 1995 Microchip Technology Inc.

🖬 6103201 0013822 444 페

10.5 DC Characteristics: PIC16C5X-RC, XT, 10, HS, LP (Automotive)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating Voltage VDD range is described in Section 10.1, Section 10.2 ar Section 10.3.							
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions			
Input Low Voltage I/O ports MCLR (Schmitt Trigger) TOCKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	Vı∟	Vss Vss Vss Vss Vss		0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V	Pin at hi-impedance PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP			
Input High Voltage I/O ports MCLR (Schmitt Trigger) T0CKI (Schmitt Trigger) OSC1 (Schmitt Trigger)	ViH	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V	For all VDD ⁽⁵⁾ 4.0V < VDD \leq 5.5V ⁽⁵⁾ VDD > 5.5 V PIC16C5X-RC only ⁽⁴⁾ PIC16C5X-XT, 10, HS, LP			
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*			V				
Input Leakage Current ^(2,3) I/O ports MCLR T0CKI OSC1	IIL.	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5 V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD, PIC16C5X-XT, 10, HS, LP			
Output Low Voltage I/O ports OSC2/CLKOUT	Vol			0.6 0.6	v v	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V, PIC16C5X-RC			
Output High Voltage I/O ports ⁽³⁾ OSC2/CLKOUT	Vон	VDD - 0.7 VDD - 0.7			V V	Юн = -5.4 mA, VDD = 4.5V Юн = -1.0 mA, VDD = 4.5V, PIC16C5X-RC			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

3: Negative current is defined as coming out of the pin.

4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

5: The user may use the better of the two specifications.

© 1995 Microchip Technology Inc.

🔳 0703507 0073953 390 📷

10.6 Timing Parameter Symbology and Load Conditions


The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2. TppS

<u>2. 1003</u>				
Т				
F	Frequency	Т	Time	
Lower	case subscripts (pp) and their meanings	s:		
рр				
2	to	mc	MCLR	
ck	CLKOUT	osc	oscillator	
су	cycle time	os	OSC1	
drt	device reset timer	tO	TOCKI	
io	I/O port	wdt	watchdog timer	
Upperc	case letters and their meanings:			
S				
F	Fall	P	Period	
н	High	R	Rise	
1	Invalid (Hi-impedance)	V	Valid	
L	Low	Z	Hi-impedance	

FIGURE 10-1: LOAD CONDITIONS - PIC16C54/55/56/57



DS30015M-page 64

© 1995 Microchip Technology Inc.

10.7 <u>Timing Diagrams and Specifications</u>




FIGURE 10-2: EXTERNAL CLOCK TIMING - PIC16C54/55/56/57

TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Charao	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial), $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial), $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (automotive)Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3							
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	Fosc	External CLKIN Frequency ⁽²⁾	DC	1	4	MHz	RC osc mode		
			DC	—	4	MHz	XT osc mode		
			DC	—	10	MHz	10 MHz mode		
			DC	—	20	MHz	HS osc mode (Com/Indust)		
			DC	—	16	MHz	HS osc mode (Automotive)		
			DC	—	40	kHz	LP osc mode		
		Oscillator Frequency ⁽²⁾	DC		4	MHz	RC osc mode		
			0.1	—	4	MHz	XT osc mode		
			4	—	10	MHz	10 MHz mode		
			4		20	MHz	HS osc mode (Com/Indust)		
			4	_	16	MHz	HS osc mode (Automotive)		
			DC		40	kHz	LP osc mode		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

© 1995 Microchip Technology Inc.

🖬 6103201 0013825 153 📖

TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16C54/55/56/57 (CON'T)

AC Chara	cteristics	$\begin{array}{lll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \ (commercial), \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \ (industrial), \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \ (automotive) \\ \mbox{Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3} \end{array}$								
Parameter No.	Sym	Characteristic	Characteristic Min Typ ⁽¹⁾ Max Units Conditions							
1	Tosc	External CLKIN Period ⁽²⁾	250	—	_	ns	RC osc mode			
			250	—	_	ns	XT osc mode			
			100	—	_	ns	10 MHz mode			
			50	-	_	ns	HS osc mode (Com/Indust)			
			62.5	_	-	ns	HS osc mode (Automotive)			
			25	—	—	μs	LP osc mode			
		Oscillator Period ⁽²⁾	250	—	-	ns	RC osc mode			
	ł		250		10,000	ns	XT osc mode			
			100	—	250	ns	10 MHz mode			
			50	-	250	ns	HS osc mode (Com/Indust)			
			62.5	—	250	ns	HS osc mode (Automotive)			
	1		25	_	—	μs	LP osc mode			
2	Тсү	Instruction Cycle Time ⁽³⁾		4/Fosc		_				
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*			ns	XT oscillator			
			20*	_	-	ns	HS oscillator			
			2*			μs	LP oscillator			
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	-		25*	ns	XT oscillator			
			-	_	25*	ns	HS oscillator			
			_	_	50*	ns	LP oscillator			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

DS30015M-page 66

© 1995 Microchip Technology Inc.

🖬 6703507 0073856 041 🔳




TABLE 10-4: CLKOUT AND I/O TIMING REQUIREMENTS - PIC16C54/55/56/57

AC Chara	cteristics	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units		
10	TosH2ckL	OSC1↑ to CLKOUT↓ ⁽²⁾		15	30**	ns		
11	TosH2ckH	OSC1 [↑] to CLKOUT ⁽²⁾		15	30**	ns		
12	TckR	CLKOUT rise time ⁽²⁾	_	5	15**	ns		
13	TckF	CLKOUT fall time ⁽²⁾		5	15**	ns		
14	TckL2ioV	CLKOUT↓ to Port out valid ⁽²⁾	—		40**	ns		
15	TioV2ckH	Port in valid before CLKOUT↑ ⁽²⁾	0.25 TCY+30*	_	_	ns		
16	TckH2iol	Port in hold after CLKOUT ⁽²⁾	0*	_		ns		
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid ⁽³⁾]	100*	ns		
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	TBD	-		ns		
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	TBD	— ,		ns		
20	TioR	Port output rise time ⁽³⁾		10	25**	ns		
21	TioF	Port output fall time ⁽³⁾	_	10	25**	ns		

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 10-1 for loading conditions.

© 1995 Microchip Technology Inc.

📰 6703507 0073855 156 🎫






TABLE 10-5: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16C54/55/56/57

AC Charac	teristics	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise specified)} \\ \mbox{Operating Temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ (commercial),} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial),} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (automotive)} \\ \mbox{Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3} \end{array}$					
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100*	_		ns	VDD = 5.0V
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	9*	18*	30*	ms	VDD = 5.0V (Commercial)
32	TDRT	Device Reset Timer Period	9*	18*	30*	ms	VDD = 5.0V (Commercial)
34	Tioz	I/O Hi-impedance from MCLR Low	_	—	100*	ns	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

🖬 6103501 0013858 965 📷

FIGURE 10-5: TIMER0 CLOCK TIMINGS - PIC16C54/55/56/57




TABLE 10-6: TIMER0 CLOCK REQUIREMENTS - PIC16C54/55/56/57

AC Characteristics			Standard Operating Conditions (unless otherwise specified)Operating Temperature0°C ≤ TA ≤ +70°C (commercial), -40°C ≤ TA ≤ +85°C (industrial), -40°C ≤ TA ≤ +125°C (automotive)Operating Voltage VDD range is described in Section 10.1, Section 10.2 and Section 10.3					
Parameter No.	Sym	Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions
40	Tt0H	T0CKI High Pulse Width - No Prescaler		0.5 TCY + 20*	—	—	ns	
			- With Prescaler	10*	<u> </u>		ns	
41	TtOL	T0CKI Low Pulse V	Vidth - No Prescaler	0.5 TCY + 20*	—	—	ns	
			- With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period		20 or <u>Tcy + 40</u> * N	—		ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

© 1995 Microchip Technology Inc.

🖬 6103201 0013829 8T9 페

DS30015M-page 69

NOTES:

PAGE(S) INTENTIONALLY BLANK

DS30015M-page 70

© 1995 Microchip Technology Inc.

HE 6103201 0013830 510 HE

Powered by ICminer.com Electronic-Library Service CopyRight 2003

11.0 DC AND AC CHARACTERISTICS - PIC16C54/55/56/57

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.




FIGURE 11-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TABLE 11-1: F	RC OSCILLATOR	FREQUENCIES
---------------	---------------	-------------


Cext	Rext	Average Fosc @ 5 V, 25°C			
20 pF	3.3 k	4.973 MHz	± 27%		
	5 k	3.82 MHz	± 21%		
	10 k	2.22 MHz	± 21%		
	100 k	262.15 kHz	± 31%		
100 pF	3.3 k	1.63 MHz	± 13%		
	5 k	1.19 MHz	± 13%		
	10 k	684.64 kHz	± 18%		
	100 k	71.56 kHz	± 25%		
300 pF	3.3 k	660 kHz	± 10%		
	5.0 k	484.1 kHz	± 14%		
	10 k	267.63 kHz	± 15%		
	160 k	29.44 kHz	± 19%		

The frequencies are measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for VDD = 5 V.

© 1995 Microchip Technology Inc.

| 6103201 0013831 457 🖿







FIGURE 11-3: TYPICAL RC OSCILLATOR

FIGURE 11-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD, CEXT = 300 PF



DS30015M-page 72

📰 PT03507 0073835 3**43 📷**

© 1995 Microchip Technology Inc.

Powered by ICminer.com Electronic-Library Service CopyRight 2003




FIGURE 11-6: MAXIMUM IPD vs. VDD, WATCHDOG DISABLED




FIGURE 11-7: TYPICAL IPD vs. VDD, WATCHDOG ENABLED





FIGURE 11-8: MAXIMUM IPD vs. VDD. WATCHDOG ENABLED



explaining the apparently anomalous behavior.

© 1995 Microchip Technology Inc.


📰 7103507 0073833 551 📰

2.0

1.5

1.0

0.5 0.0 2.5



VIL max (-40°C to +85°C)

ViH typ +25°C

VIL min (-40°C to +85°C)

5.5

6.0


5.0



3.5

3.0

Note: These input pins have Schmitt Trigger input buffers.



4.0

4.5

VDD (Volts)

🔲 6103201 0013834 166 🛲





FIGURE 11-12: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK, 25°C)

FIGURE 11-13: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, -40°C TO +85°C)



© 1995 Microchip Technology Inc.

🖬 6103201 0013835 0T2 🖿

FIGURE 11-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK -55°C TO +125°C)




FIGURE 11-15: WDT TIMER TIME-OUT PERIOD vs. VDD






FIGURE 11-16: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD



DS30015M-page 76

© 1995 Microchip Technology Inc.

E 6103201 0013836 T39 E



© 1995 Microchip Technology Inc.

🖬 6103201 0013837 975 📾

FIGURE 11-21: IOL vs. VOL, VDD = 3 V




TABLE 11-2:INPUT CAPACITANCE FOR
PIC16C54/56

Pin	Typical Capacitance (pF)				
FIN	18L PDIP	18L SOIC			
RA port	5.0	4.3			
RB port	5.0	4.3			
MCLR	17.0	17.0			
OSC1	4.0	3.5			
OSC2/CLKOUT	4.3	3.5			
тоскі	3.2	2.8			

All capacitance values are typical at 25° C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

FIGURE 11-22: IOL vs. VOL, VDD = 5 V




TABLE 11-3: INPUT CAPACITANCE FOR PIC16C55/57

	Typical Capacitance (pF)				
Pin	28L PDIP (600 mil)	28L SOIC			
RA port	5.2	4.8			
RB port	5.6	4.7			
RC port	5.0	4.1			
MCLR	17.0	17.0			
OSC1	6.6	3.5			
OSC2/CLKOUT	4.6	3.5			
ТОСКІ	4.5	3.5			

All capacitance values are typical at 25°C. A part-to-part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

DS30015M-page 78

© 1995 Microchip Technology Inc.

🔳 6103501 0013838 801 🔳

12.0 ELECTRICAL CHARACTERISTICS - PIC16CR54

Absolute Maximum Ratings†

Ambient Temperature under bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on VDD with respect to VSS0 to +7.5V
Voltage on MCLR with respect to Vss ⁽²⁾ 0 to +14.0V
Voltage on all other pins with respect to Vss
Total Power Dissipation ⁽¹⁾ 800 mW
Max. Current out of Vss pin150 mA
Max. Current into Vod pin
Max. Current into an input pin (T0CKI only)±500 μA
Input Clamp Current, Iк (VI < 0 or VI > VDD)±20 mA
Output Clamp Current, Ιοκ (V0 < 0 or V0 > VDD)±20 mA
Max. Output Current sourced by any I/O pin
Max. Output Current sourced by any I/O pin
Max. Output Current sourced by a single I/O port (PORTA or B)
Max. Output Current sourced by a single I/O port (PORTA or B)
Note 1: Power Dissipation is calculated as follow PDIS = VDD x {IDD - IOH} Σ {(VDD - VD) x iv } + Σ (VOL x IOL)
Note 2: Voltage spikes below Vss at the MCLF pin, educing currents chart of than 80 m. may cause latch-up. Thus, a series resistor of 50 to 100Ω shows a series when applying and level to the McLF pin rather than pulling this pin directly to Vss.

[†]NOTICE: Stresses above those listed under Maximum Rathers" hay cause perpendent damage to the device. This is a stress rating only and functional eration of the device at those or any other conditions above those indicated in the operation listings of the specification of the device eration of the device

© 1995 Microchip Technology Inc.

🖬 6103201 0013839 748 🎟

TABLE 12-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CR54-RC	PIC16CR54-XT	PIC16CR54-10	PIC16CR54-HS	PIC16CR54-LP
RC	VDD: 2.5V to 6.25V IDD: 3.6 mA max at 6.0V IPD: 6 μA max at 2.5V, WDT dis Freq: 4 MHz max	N/A	N/A	N/A N/A	
ХТ	N/A	VDD: 2.5V to 6.25V IDD: 3.6 mA max at 6.0V IPD: 6 μA max at 2.5V, WDT dis Freq: 4 MHz max	N/A		N/A
HS	N/A	N/A	VDD: 4.5V to 5.5V IDD: 10 mA max at 5.5V IPD: 6 μA max at 2.5V, WDT dis Freq: 10 MHz max	VDD: 4.5V to 5.5V IDD: 20 mA max at 5.5V IPD: 6 μ/ nax a 2.5V, 'DT c 3 Freg _0 MHz , x	N/A
LP	N/A	N/A	N/A	N/A	VDb 2.6 0 6.25V μA max at 32 kHz, 2.0V 20: 6 μA max at 2.5V, WDT dis Freq: 200 kHz max 200 kHz max 2.5V, WDT dis 2.5V, WDT dis

The shaded sections indicate oscillator selections witch should work by design, by tare not insted. It is recommended that the user select the device type from it form that in unshad of sections.

DS30015M-page 80

© 1995 Microchip Technology Inc.

🖬 6103201 0013840 46T 🔜

12.1 <u>DC Characteristics:</u> <u>PIC16CR54-RC, XT, HS, LP (Commercial)</u> <u>PIC16CR54I-RC, XT, HS, LP (Industrial)</u>

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd					
PIC16CR54-RC		2.5		6.25	V	Fosc = DC to 4 MHz
PIC16CR54-XT		2.5		6.25	V	Fosc = DC to 4 MHz
PIC16CR54-10		4.5		5.5	V	Fosc = DC to 10 MHz
PIC16CR54-HS		4.5		5.5	V	Fosc = DC to 20 MHz
PIC16CR54-LP		2.0		6.25	V	Fosc = DC to 200 kHz
RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See Section 7.4 for details on Power-on Reset
VDD Rise Rate to ensure	Svdd	0.05*			V/ms	See Section 7.4 for details on
Power-on Reset						Power-on Reset
Supply Current ⁽³⁾	ldd					
PIC16CR54-RC ⁽⁴⁾ , XT			2.0	3.6	mA	Fosc = 4 MHz, $Vod = 6.0V$
			0.8	1.8	mA	FOSC = 4 MHz, VDD = 3.0V
		á	90	350	μA	Fosc = 200 kHz, VDD = 2.5V
PIC16CR54-10			4.8	10	mA	Fosc = 10 MHz, $VDD = 5.5V$
PIC16CR54-HS			4.8 9.0	10 20	mA	Fosc = 10 MHz, VDD = 5.5V
PIC16CR54-LP	<u>.</u>		9.0	100 10	mA	Fosc = 20 MHz, VDD = 5.5V Fosc = 32 kHz, VDD = 2.0V
FICTOCR54-LP	dia		10.0	20 70	μΑ μΑ	FOSC = 32 kHz, VDD = 2.0 V FOSC = 32 kHz, VDD = 6.0 V
				10	μ.Α.	COSC = SZ KHZ, VDD = 0.0V
Power-Down Current Commercial ⁽⁵⁾	IPD	>				
Commercial	IPU			6	μA	$V_{DD} = 2.5V$, WDT disabled
				8* "	μΑ	$V_{DD} = 4.0V$, WDT disabled
			3	15	μΑ	$V_{DD} = 6.0V, WDT$ disabled
	4		5	25	μΑ	VDD = 6.0V, WDT enabled
Power-Down Current			_@			
Industrial ⁽⁵⁾	IPD					
		7	`₩ ́	8	μΑ	VDD = 2.5V, WDT disabled
	Ø _		2	10*	μΑ	VDD = 4.0V, WDT disabled
			3	[*] 20*	μΑ	VDD = 4.0V, WDT enabled
	V		3	18	μΑ	VDD = 6.0V, WDT disabled
	Ľ "A		5	45	μΑ	VDD = 6.0V, WDT enabled

* These parameters are characterized but not tested.

- Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.
 - 2: This is the limit to which Vop can be lowered in SLEEP mode without losing RAM data.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
 - 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
 - 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

© 1995 Microchip Technology Inc.

🖬 6103201 0013841 3T6 📰

12.2 DC Characteristics: PIC16CR54E-RC, XT, HS, LP (Automotive)

DC Characteristics Power Supply Pins	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Characteristic Sym			Min Typ ⁽¹⁾ Max Units		Units	Conditions
Supply Voltage	Vdd					
PIC16CR54E-RC		3.25		6.0	V	Fosc = DC to 4 MHz
PIC16CR54E-XT		3.25		6.0	V I	Fosc = DC to 4 MHz
PIC16CR54E-10		4.5		5.5	V	Fosc = DC to 10 MHz
PIC16CR54E-HS		4.5		5.5	V	Fosc = DC to 16 MHz
PIC16CR54E-LP		2.5		6.0	V	Fosc = DC to 200 kHz
RAM Data Retention Voltage ⁽²⁾	VDR		1.5*		V	Device in SLEEP mode
VDD Start Voltage to ensure	VPOR		Vss		V	See Section 7.4 for details on
Power-on Reset						Power-on Reset
VDD Rise Rate to ensure	SVDD	0.05*			V/ms	See Section 7.4 for details on
Power-on Reset						Power-on Reset
Supply Current ⁽³⁾	ldd					
PIC16CR54E-RC ⁽⁴⁾			1.8	3.3	mA	FOSC = 4 MHz, $VDD = 5.5V$
PIC16CR54E-XT			1.8	3.3	mA	FOSC = 4 MHz, VDD = 5.5V
PIC16CR54E-10		1	4.8	10	mA 📈	Fosc = 10 MHz, Vod = 5.5V
PIC16CR54E-HS			4.8	10	mA	Fosc = 10 MHz, VDD = 5.5V
			9.0	20	mA	Fosc = 16 MHz, Voo = 5.5V
PIC16CR54E-LP		- P	25	55	μΑ	FOSC = 32 kHz, VDD = 3.25 V,
						WDT disabled
Power-Down Current ⁽⁵⁾	IPD			đ d		
			5	22	μA	VDD = 3.25V, WDT enabled
			0.8	18	μΑ	VDD = 3.25V, WDT disabled

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.
 - a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to Vss, TOCKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
 - b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: Does not include current through Rext. The current through the resistor can be estimated by the formula: IR = VDD/2Rext (mA) with Rext in kΩ.
- 5: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

DS30015M-page 82

© 1995 Microchip Technology Inc.

🔲 6103201 0013842 232 🔜

12.3 DC Characteristics: PIC16CR54-RC, XT, HS, LP (Commercial) PIC16CR54I-RC, XT, HS, LP (Industrial)

DC Characteristics All Pins Except Power Supply Pins		Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)Operating Voltage VDD range is described in Section 12.1.					
	· · · ·	Operating V		DD range is de		r	
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Input Low Voltage	VIL						
I/O ports		Vss		0.20 Vdd	V	Pin at hi-impedance	
MCLR (Schmitt Trigger)		Vss		0.15 Vdd	V		
T0CKI (Schmitt Trigger)		Vss		0.15 VDD	V		
OSC1 (Schmitt Trigger)		Vss		0.15 VDD	V	PIC16CR54-RC only ⁽⁴⁾	
		Vss		0.15 VDD	V	PIC16CR54-XT, 10, HS, LP	
Input High Voltage	ViH						
I/O ports		2.0		VDD	V	$VDD = 3.0V$ to $5.5V^{(5)}$	
		0.6 VDD		VDD	V	Full VDD range ⁽⁵⁾	
MCLR (Schmitt Trigger)		0.85 VDD		Vdd	V _∢		
T0CKI (Schmitt Trigger)		0.85 VDD		Vdd	V V		
OSC1 (Schmitt Trigger)		0.85 VDD		VDD	-X.A	PIC16CR54-RC only ⁽⁴⁾	
		0.85 VDD		VDD	V V	PIC16CR54-XT, 10, HS, LP	
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*			V	CA>	
Input Leakage Current ^(2,3)						For VDD < 5.5 V	
I/O ports		_1		A +1	μΑ 🎺	$V_{SS} \leq V_{PIN} \leq V_{DD}$	
"o pono		la Vij		GA A		Pin at hi-impedance	
MCLR		-5			u A	VPIN = Vss + 0.25V	
	1		0.5	+5	μA	VPIN = VDD	
тоскі		<u></u> →_3	0.5	+5	uА	$V_{SS} \leq V_{PIN} \leq V_{DD}$	
OSC1		-3	0,5	+3	μA	$VSS \leq VPIN \leq VDD$,	
	- -	40				PIC16CR54-XT, 10, HS, LP	
Output Low Voltage	Vol	1 APA			W.		
I/O ports			\$¥	0.5	v	IOL = 10 mA, VDD = 6.0 V	
OSC2/CLKOUT			<u>م</u>	0.5	V	IOL = 1.9 mA, VDD = 6.0V	
Output High Voltage ^(3,4)	Voн	A	A A			• · · · · · · · · · · · · · · · · · · ·	
I/O ports	s 🔌	VDD0.5			v	IOH = -4.0 mA, VDD = 6.0 V	
OSC2/CLKOUT	▛⊿▝▝	VDD -0.5			v	IOH = -0.8 mA, VDD = 6.0 V	
	LAV A	Alitan		1		,	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

- 3: Negative current is defined as coming out of the pin.
- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

© 1995 Microchip Technology Inc.

🖬 6103201 0013843 179 🎮

12.4 DC Characteristics: PIC16CR54E-RC, XT, HS, LP (Automotive)

DC Characteristics All Pins Except Power Supply Pins		Operating Te	emperati	ire -	-40°C ≤ T	otherwise specified) A ≤ +125°C n Section 12.2.
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
Input Low Voltage	Vi∟					
I/O ports		Vss	1	0.15 Vdd	V	Pin at hi-impedance
MCLR (Schmitt Trigger)		Vss		0.15 VDD	V	
T0CKI (Schmitt Trigger)		Vss	1	0.15 VDD	V	
OSC1 (Schmitt Trigger)		Vss	1	0.15 VDD	V	PIC16CR54E-RC only ⁽⁴⁾
		Vss		0.3 Vdd	V	PIC16CR54E-XT, 10, HS, LP
Input High Voltage	Ин					
I/O ports		0.45 Vdd	1	Vdd	v	For all VDD ⁽⁵⁾
		2.0		VDD	V	$4.0V < VDD \le 5.5V^{(5)}$
		0.36 Vdd		VDD	V	VDD > 5.5V
MCLR (Schmitt Trigger)		0.85 VDD		Vdd	V	
T0CKI (Schmitt Trigger)		0.85 VDD		VDD	V	
OSC1 (Schmitt Trigger)		0.85 Vdd		VDD	V 🖉	PIC16CR54E-RC only ⁽⁴⁾
		0.7 Vdd		VDD	V (PIC16CR54E-XT, 10, HS, LP
Hysteresis of Schmitt Trigger inputs	VHYS	0.15Vdd*	Ŕ	Á	V	
Input Leakage Current ^(2,3) I/O ports	liL	-1000	0.5	+1	μA	$\label{eq:product} \begin{array}{l} \mbox{For VDD} \leq 5.5 \ \mbox{V} \\ \mbox{Vss} \leq \ \mbox{VPiN} \leq \ \mbox{VDD}, \end{array}$
MCLR		-5	0.5	+5	μΑ	Pin at hi-impedance VPiN = Vss + 0.25V VPIN = VDD
TOCKI	9	-3	0.5	+3	uA/	$V_{SS} \leq V_{PIN} \leq V_{DD}$
OSC1		-3	0.5	+3 🖌	μA	V ss \leq VPIN \leq VDD,
				5 <i>K</i>	W W	PIC16CR54E-XT, 10, HS, LP
Output Low Voltage	Vol	<u> </u>	1.0			
I/O ports			N	0.6	ν	IOL = 8.7 mA, VDD = 4.5V
OSC2/CLKOUT				0.6	V	IOL = 1.6 mA, VDD = 4.5 V,
						PIC16CR54-RC
Output High Voltage ⁽³⁾ I/O ports OSC2/CLKOUT	Vон	VDD -0.7 VDD -0.7			v	Іон = –5.4 mA, VDD = 4.5V Іон = –1.0 mA, VDD = 4.5V,
* These perspectors are draw	KZ			¥	¥	PIC16CR54-RC

* These parameters are characterized but not tested

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltage.

- 3: Negative current is defined as coming out of the pin.
- 4: For PIC16C5X-RC devices, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.
- 5: The user may use the better of the two specifications.

DS30015M-page 84

© 1995 Microchip Technology Inc.

🔳 6103201 0013844 005 🖿

12.5 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS

2, TppS

2. TppS			
Т			
F	Frequency	Т	Time
Lowercas	se subscripts (pp) and their meanings:		
рр			
2	to	mc	MCLR
ck	CLKOUT	osc	oscillator
су	cycle time	os	OSC1
drt	device reset timer	t0	ТОСКІ
io	I/O port	wdt	watchdog timer
Uppercas	se letters and their meanings:		
S	5		
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V 4	Valid
	Low	z	Hi-impedance
		KA)	
FIGURE 12	2-1: LOAD CONDITIONS		
	Pin ¢Ŀ	= 50 pF fo	r all pins except OSC2
	= a	733320	r OSC2 in XT, HS or LP
		, V n	odes when external clock
	Vss	ls	used to drive OSC1
		> >	
	A State		
	 Image: A set of the set of the		
2 1995 Microo	chip Technology Inc.		DS30015M-page 8

🖼 6103201 0013845 T41 🛲

12.6 <u>Timing Diagrams and Specifications</u>





TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54



These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25 C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

3: Instruction cycle period (Tcy) equals four times the input oscillator time base period.

DS30015M-page 86

© 1995 Microchip Technology Inc.

🖬 6103201 0013846 988 **11**

TABLE 12-2: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC16CR54 (CON'T)

AC Chara	cteristics	Standard Operating Conditions (unless otherwise specified)Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial), $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial), $-40^{\circ}C \le TA \le +125^{\circ}C$ (automotive)Operating Voltage VDD range is described in Section 12.1 and Section 12.2						
Parameter No.	Sym	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
1	Tosc	External CLKIN Period ⁽²⁾	250	_		ns	RC osc mode	
			250	_	_	ns	XT osc mode	
			100	_	_	ns	10 MHz mode	
			50	_	—	ns	HS osc mode (Com/Indust)	
			62.5	—	—	ns	HS osc mode (Automotive)	
			5	_	—	μs	LP osc mode	
		Oscillator Period ⁽²⁾	250	—	—	ns	RC osc mode	
			250	—	10,000	ns	XT osc mode	
			100	—	250	ns	10 MHz mode	
			50	-4	250	ns	HS osc mode (Com/Indust)	
			62.5		250	ns	HS osc mode (Automotive)	
			5	<u>~</u>	<u>s</u>	μs∧	LP osc mode	
2	Тсү	Instruction Cycle Time ⁽³⁾		4/Fosc		æ.		
3	TosL, TosH	Clock in (OSC1) Low or High Time	50*	A.		ns	XT oscillator	
			20*	//	Æø	ns	HS oscillator	
		P 4	2*		<u> </u>	μs	LP oscillator	
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	<u> </u>	-	25*	ns	XT oscillator	
			«		25*	ns	HS oscillator	
				_	50*	ns	LP oscillator	

- These parameters are characterized but not tested.
 Note 1: Data in the Typical ("Typ") column is at 5:0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.
 - When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 Instruction cycle period (Tcy) equals four times the input oscillator time base period.

© 1995 Microchip Technology Inc.

🖬 6103201 0013847 814 📰

FIGURE 12-3: CLKOUT AND I/O TIMING - PIC16CR54




TABLE 12-3:	CLKOUT AND I/O TIMING	REQUIREMENTS	- PIC16CR54
-------------	-----------------------	--------------	-------------

AC Chara	cteristics		+70°C (comme +85°C (industri +125°C (autom	rcial), al), otive)		
Parameter No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units
10	TosH2ckL	OSC11 to CLKOUT (2)	·₩ _	15	30**	ns
11	TosH2ckH	OSC11 to CLKOUT 1(2)	—	15	30**	ns
12	TckR	CLKOUT rise time ⁽²⁾	—	5	15**	ns
13	TckF	CLKOUT fall time ⁽²⁾	—	5	15**	ns
14	TckL2ioV	CLKOUT to Port out valid ⁽²⁾	—	—	40**	ns
15	TioV2ckH	Port in valid before CLKOUT (2)	0.25 TCY+30*	_	_	ns
16	TckH2iøl	Port in hold after CLKOUT ⁽²⁾	0*	-		ns
17	TosH2ioV	OSC11 (Q1 cycle) to Port out valid ⁽³⁾			100*	ns
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold fime)	TBD	-	_	ns
19	TioV2osH	Port input valid to OSC11 (I/O in setup time)	TBD	-		ns
20	TioR	Port output rise time ⁽³⁾		10	25**	ns
21	TioF	Port output fall time ⁽³⁾		10	25**	ns

* These parameters are characterized but not tested.

** These parameters are design targets and are not tested. No characterization data available at this time.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

3: See Figure 12-1 for loading conditions.

DS30015M-page 88

© 1995 Microchip Technology Inc.

🖬 6103201 0013848 750 📰




FIGURE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER TIMING - PIC16CR54

TABLE 12-4: RESET, WATCHDOG TIMER, AND DEVICE RESET TIMER - PIC16CR54

				<u></u>		<u>s.</u>	۳ <u>ــــــــــــــــــــــــــــــــــــ</u>		
AC Charact	teristics	Standard Operating Conditions (unless otherwise specified)							
		Operating Temperature 0° C \leq TA \leq +70°C (commercial),							
		–40°C ≤	TA ≤ +8	35° C (In	dustrial)	ŗ,			
		40°C ≤	T A ≤ +1	25°C (a	automot	ive)			
		Operating Voltage VDD range is des	cribed i	n Sectio	n 12.1 a	and Sec	tion 12.2		
Parameter									
No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
30	TmcL	MCLR Pulse Width (low)	100*	_	—	ns	VDD = 5.0V		
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	Ţ.	18*	30*	ms	VDD = 5.0V (Commercial)		
32	Tdrt	Device Reset Timer Period	7*	18*	30*	ms	VDD = 5.0V (Commercial)		
34	Tioz	I/O Hi-impedance from MCLR Low			100*	ns			

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



© 1995 Microchip Technology Inc.

🖬 6103201 0013849 697 🔳

FIGURE 12-5: TIMER0 CLOCK TIMINGS - PIC16CR54




TABLE 12-5: TIMER0 CLOCK REQUIREMENTS - PIC16CR54

AC	AC Characteristics		Standard Operating Conditions (unless otherwise specified)					
			Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial),					
				–40°C ≤	≤ T A ≤ +	-85°C	(industr	ial),
				–40°C ≤	≤ TA ≤ +	-125°C	(auton	notive)
Operating Voltage				/DD range is de:	scribed	in Sec	tion 12	.1 and Section 12.2
Parameter No.	Svm Characteristic			Min	Тур ⁽¹⁾	Max	Units	Conditions
40	TtOH	T0CKI High Pulse \	Width - No Prescaler	0.5 Tcy + 20*		5-1	ns	
			10* 🦼		Y	ns		
41	TtOL	T0CKI Low Pulse V	0.5 Tcy + 20*		—	ns <	A. T	
			- With Prescaler	10*	Š	<	ns	
42	Tt0P	T0CKI Period		20 of Tox + 40*	—		ns	Whichever is greater.
		4		Â.			N = Prescale Value (1, 2, 4,, 256)	

* These parameters are characterized but not tested.
 Note 1: Data in the Typical ("Typ") column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DS30015M-page 90

© 1995 Microchip Technology Inc.

🔳 6103201 0013850 309 📖

13.0 DC AND AC CHARACTERISTICS - PIC16CR54

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices are will properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.




FIGURE 13-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE

TADLEADA	DO OCOULATOD	ED COLLER	
TABLE 13-1:	RC OSCILLATOR	FREQUENCIES	۵.


Cext	Rext	Average Fosc @ 5V, 25°C		
		•	Part to Part Variation	
20 pF	3.3 K	6.02 MHz	± 28%	
	5 k	4.06 MHz	± 25%	
	10 K	2.47 MHz	± 24%	
	100 K	261 kHz	± 39%	
100 pF	3.3 k	1.82 MHz	± 18%	
	5 k	1.28 MHz	± 21%	
	10 k	715 kHz	± 18%	
	100 k	72.4 kHz	± 28%	
300 pF	3.3 k	712.4 kHz	± 14%	
	5 k	508 kHz	± 13%	
	10 k	278 kHz	± 13%	
	100 k	28 kHz	± 23%	

Measured on DIP packages.

The percentage variation indicated here is part-to-part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value for full VDD range.

© 1995 Microchip Technology Inc.


L 6103201 0013851 245 🖿



DS30015M-page 92

© 1995 Microchip Technology Inc.

🖬 6103201 0013852 181 📖



© 1995 Microchip Technology Inc.

🖬 6103501 0013853 018 📖





FIGURE 13-9: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. Vod



6103201 0013854T54 🖿

© 1995 Microchip Technology Inc.








FIGURE 13-10: TYPICAL IDD vs. FREQUENCY (EXTERNAL CLOCK 25°C)

© 1995 Microchip Technology Inc.

6103201 0013855 990 **MM**

Powered by ICminer.com Electronic-Library Service CopyRight 2003







© 1995 Microchip Technology Inc.

🖬 6103201 0013857 763 📖

Powered by ICminer.com Electronic-Library Service CopyRight 2003



6103201 0013858 6TT 🔳



© 1995 Microchip Technology Inc.

🖬 6103201 0013859 536 페

NOTES:

PAGE(S) INTENTIONALLY BLANK



DS30015M-page 100

© 1995 Microchip Technology Inc.

🖬 6103201 0013860 258 페

Powered by ICminer.com Electronic-Library Service CopyRight 2003

14.0 PACKAGING INFORMATION

14.1 Package Marking Information

18-Lead PDIP

MMMMMMMMMMMXXX MMMMMMMMXXXXXXX MMMMMMMMXXXXXXXX ABB CDE

28-Lead Skinny PDIP (.300")

\Lambda AABB CDE

Exa	mple
5	PIC16C56- C RCI/P456 \$\$ 9523 CBA


Example



28-Lead PDIP (.600")

Ο






Legend: MMM	Microchip part number information
XXX	Customer specific information*
AA	Year code (last two digits of calendar year)
BB	Week code (week of January 1 is week '01')
C	Facility code of the plant at which wafer is manufactured
	C = Chandler, Arizona, U.S.A.,
	S = Tempe, Arizona, U.S.A.
D	Mask revision number
E	Assembly code of the plant or country of origin in which
	part was assembled
Note: In the eve	nt the full Microchip part number cannot be marked on one line,
it will be c	arried over to the next line thus limiting the number of available
characters	s for customer specific information.
code, facility beyond this, c	P marking consists of Microchip part number, year code, week code, mask rev#, and assembly code. For OTP marking certain price adders apply. Please check with your Microchip For QTP devices, any special marking adders are included in

© 1995 Microchip Technology Inc.

🔳 6103201 0013861 194 📰



Legend: MMM	Microchip part number information					
XXX	Customer specific information*					
AA	AA Year code (last two digits of calendar year)					
BB	Week code (week of January 1 is week '01')					
C	Facility code of the plant at which wafer is manufactured					
	C = Chandler, Arizona, U.S.A.,					
	S = Tempe, Arizona, U.S.A.					
D	Mask revision number					
E	Assembly code of the plant or country of origin in which					
	part was assembled					
Note: In the eve	ent the full Microchip part number cannot be marked on one line,					
it will be c	carried over to the next line thus limiting the number of available					
character	s for customer specific information.					
code, facility	P marking consists of Microchip part number, year code, week code, mask rev#, and assembly code. For OTP marking certain price adders apply. Please check with your Microchip					
Sales Office. QTP price.	For QTP devices, any special marking adders are included in					

DS30015M-page 102

© 1995 Microchip Technology Inc.

📷 6103501 0013865 050 📷

PIC16C57

9338 CCT

/JW

18-Lead CERDIP Windowed Example MMMMMMM PIC16C54 \mathbf{v} \mathcal{D} /JW MMMMMMM 9501 CBA AABB CDE 28-Lead CERDIP Skinny Windowed Example MMMMMMMMMMMM \overline{X} \mathcal{D} AABBCDE 28-Lead CERDIP Windowed Example MMMMMMMMM PIC16C57 MMMMMM /JW AABB CDE 9538 CBA

Legend: MMM	Microchip part number information					
XXX	Customer specific information*					
AA	AA Year code (last two digits of calendar year)					
BB	Week code (week of January 1 is week '01')					
C	Facility code of the plant at which wafer is manufactured					
	C = Chandler, Arizona, U.S.A.,					
	S = Tempe, Arizona, U.S.A.					
D	Mask revision number					
E	Assembly code of the plant or country of origin in which					
	part was assembled					
Note: In the ever	nt the full Microchip part number cannot be marked on one line,					
it will be ca	arried over to the next line thus limiting the number of available					
characters	s for customer specific information.					
code, facility beyond this, c	P marking consists of Microchip part number, year code, week code, mask rev#, and assembly code. For OTP marking certain price adders apply. Please check with your Microchip For QTP devices, any special marking adders are included in					

© 1995 Microchip Technology Inc.


🔳 6103201 0013863 T67 📕

DS30015M-page 103

Powered by ICminer.com Electronic-Library Service CopyRight 2003

PIC16C5X

14.2 <u>18-Lead Plastic Dual In-Line (PDIP) - 300 mil</u>




	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters		Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
A	_	4.064		-	0.160				
A1	0.381	-		0.015	_				
A2	3.048	3.810		0.120	0.150				
В	0.355	0.559		0.014	0.022				
B1	1.524	1.524	Reference	0.060	0.060	Reference			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	22.479	23.495		0.885	0.925				
D1	20.320	20.320	Reference	0.800	0.800	Reference			
E	7.620	8.255		0.300	0.325				
E1	6.096	7.112		0.240	0.280				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	7.620	7.620	Reference	0.300	0.300	Reference			
eB	7.874	9.906		0.310	0.390				
L	3.048	3.556		0.120	0.140				
N	18	18		18	18				
S	0.889	_		0.035	-				
S1	0.127			0.005	_				

DS30015M-page 104

© 1995 Microchip Technology Inc.

📰 6103201 0013864 9T3 📟

14.3 <u>28-Lead Plastic Dual In-Line (PDIP) - 300 mil</u>




	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters			inches				
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
А	3.632	4.572		0.143	0.180				
A1	0.381			0.015	-				
A2	3.175	3.556		0.125	0.140				
В	0.406	0.559		0.016	0.022				
B1	1.016	1.651	Typical	0.040	0.065	Typical			
B2	0.762	1.016	4 places	0.030	0.040	4 places			
B3	0.203	0.508	4 places	0.008	0.020	4 places			
С	0.203	0.331	Typical	0.008	0.013	Typical			
D	34.163	35.179		1.385	1.395				
D1	33.020	33.020	Reference	1.300	1.300	Reference			
E	7.874	8.382		0.310	0.330				
E1	7.112	7.493		0.280	0.295				
e1	2.540	2.540	Typical	0.100	0.100	Typical			
eA	7.874	7.874	Reference	0.310	0.310	Reference			
eB	8.128	9.652		0.320	0.380				
L	3.175	3.683		0.125	0.145				
N	28	-		28	-				
S	0.584	1.220		0.023	0.048				

© 1995 Microchip Technology Inc.

🖬 6103201 0013865 83T 📟

PIC16C5X

14.4 28-Lead Plastic Dual In-Line (PDIP) - 600 mil




	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters		Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	10°		0°	10°	······			
Α	_	5.080		_	0.200				
A1	0.508	_		0.020	_				
A2	3.175	4.064		0.125	0.160				
В	0.355	0.559		0.014	0.022				
B1	1.270	1.778	Typical	0.050	0.070	Typical			
С	0.203	0.381	Typical	0.008	0.015	Typical			
D	35.052	37.084		1.380	1.460				
D1	33.020	33.020	Reference	1.300	1.300	Reference			
E	15.240	15.875		0.600	0.625				
E1	12.827	13.970		0.505	0.550				
e1	2.489	2.591	Typical	0.098	0.102	Typical			
eA	15.240	15.240	Reference	0.600	0.600	Reference			
eB	15.240	17.272		0.600	0.680				
L	2.921	3.683		0.115	0.145				
N	28	28		28	28				
S	0.889	_		0.035					
S1	0.508	_		0.020	-				

DS30015M-page 106

🖬 6703507 0073866 556 🎫

© 1995 Microchip Technology Inc.

14.5 <u>18-Lead Plastic Surface Mount (SOIC) - 300 mil</u>



Package Group: Plastic SOIC (SO)									
	Millimeters			Inches					
Symbol	Min	Max	Notes	Min	Мах	Notes			
α	0°	8 °		0°	8°				
Α	2.362	2.642		0.093	0.104				
A1	0.101	0.300		0.004	0.012				
В	0.355	0.483		0.014	0.019				
С	0.241	0.318		0.009	0.013				
D	11.353	11.735		0.447	0.462				
E	7.416	7.595		0.292	0.299				
е	1.270	1.270	Reference	0.050	0.050	Reference			
Н	10.007	10.643		0.394	0.419				
h	0.381	0.762		0.015	0.030				
L	0.406	1.143		0.016	0.045				
N	18	18		18	18				
СР	_	0.102		-	0.004				


© 1995 Microchip Technology Inc.

mm 8703507 0073885 805 mm

Powered by ICminer.com Electronic-Library Service CopyRight 2003

PIC16C5X

14.6 <u>28-Lead Plastic Surface Mount (SOIC) - 300 mil</u>




Package Group: Plastic SOIC (SO)									
Symbol	Millimeters			Inches					
	Min	Max	Notes	Min	Max	Notes			
α	0°	8°		0°	8°				
А	2.362	2.642		0.093	0.104				
A1	0.101	0.300		0.004	0.012				
В	0.355	0.483		0.014	0.019				
С	0.241	0.318		0.009	0.013				
D	17.703	18.085		0.697	0.712				
E	7.416	7.595		0.292	0.299				
е	1.270	1.270	Typical	0.050	0.050	Typical			
Н	10.007	10.643		0.394	0.419				
h	0.381	0.762		0.015	0.030				
L	0.406	1.143		0.016	0.045				
N	28	28		28	28				
CP	_	0.102		_	0.004				

DS30015M-page 108

© 1995 Microchip Technology Inc.

🔳 6103201 0013868 549 🖿

14.7 20-Lead Plastic Surface Mount (SSOP) - 209 mil




		Packa	ge Group: Plastic	SSOP		
		Millimeters			inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8 °		0°	8°	
А	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	7.070	7.330		0.278	0.289	
E	5.200	5.380		0.205	0.212	
е	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	20	20		20	20	
CP	-	0.102		-	0.004	

© 1995 Microchip Technology Inc.

■ 6103201 0013869 485 ■

14.8 28-Lead Plastic Surface Mount (SSOP) - 209 mil




		Packa	ge Group: Plasti	c SSOP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8 °		0°	8 °	
А	1.730	1.990		0.068	0.078	
A1	0.050	0.210		0.002	0.008	
В	0.250	0.380		0.010	0.015	
С	0.130	0.220		0.005	0.009	
D	10.070	10.330		0.396	0.407	
Ë	5.200	5.380		0.205	0.212	
e	0.650	0.650	Reference	0.026	0.026	Reference
Н	7.650	7.900		0.301	0.311	
L	0.550	0.950		0.022	0.037	
N	28	28		28	28	
CP	-	0.102		-	0.004	

DS30015M-page 110

© 1995 Microchip Technology Inc.

EL 6103201 0013870 1T7 E

14.9 18-Lead Ceramic Dual In-Line (CERDIP) with Window - 300 mil




Package Group: Ceramic Dual In-Line (CDP)							
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Мах	Notes	
α	0°	10°		0°	10°		
A		5.080			0.200		
A1	0.381	1.7780		0.015	0.070		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.352	23.622		0.880	0.930		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.382		0.300	0.330		
E1	5.588	7.874		0.220	0.310		
e1	2.540	2.540	Reference	0.100	0.100	Reference	
eA	7.366	8.128	Typical	0.290	0.320	Typical	
eB	7.620	10.160		0.300	0.400		
L	3.175	3.810		0.125	0.150		
N	18	18		18	18		
S	0.508	1.397		0.020	0.055		
S1	0.381	1.270		0.015	0.050		

© 1995 Microchip Technology Inc.

💼 PIO350I OOI3941 O33 📾

14.10 28-Lead Ceramic Dual In-Line (CERDIP) with Window - 300 mil)




	Package Group: Ceramic Dual In-Line (CDP)							
		Millimeters			Inches			
Symbol	Min	Мах	Notes	Min	Мах	Notes		
α	0°	10°		0°	10°			
Α	3.30	5.84		.130	0.230			
A1	0.38			0.015	—			
A2	2.92	4.95		0.115	0.195			
В	0.35	0.58		0.014	0.023			
B1	1.14	1.78	Typical	0.045	0.070	Typical		
С	0.20	0.38	Typical	0.008	0.015	Typical		
D	34.54	37.72		1.360	1.485			
D2	32.97	33.07	Reference	1.298	1.302	Reference		
Е	7.62	8.25		0.300	0.325			
E1	6.10	7.87		0.240	0.310			
е	2.54	2.54	Typical	0.100	0.100	Typical		
eA	7.62	7.62	Reference	0.300	0.300	Reference		
eB		11.43			0.450			
L	2.92	5.08		0.115	0.200			
N	28	28		28	28			
D1	0.13			0.005	—			

DS30015M-page 112

© 1995 Microchip Technology Inc.

🖿 6103201 0013872 T7T 📰



14.11	28-Lead Ceramic Dual In-Line (CERDIP) with Window - 600 mil

Package Group: Ceramic Dual In-Line (CDP)							
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	· 0°	10°		0°	10°		
А	_	5.461			0.215		
A1	0.381	1.524		0.015	0.060		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	36.195	37.465		1.425	1.475		
D1	33.020	33.020	Reference	1.300	1.300	Reference	
Е	15.240	15.875		0.600	0.625		
E1	12.954	15.240		0.510	0.600		
e1	2.540	2.540	Typical	0.100	0.100	Typical	
eA	14.986	15.748	Reference	0.590	0.620	Reference	
eB	15.240	18.034		0.600	0.710		
L	3.175	3.810		0.125	0.150		
Ν	28	28		28	28		
S	1.016	2.286		0.040	0.090		
S1	0.381	1.778		0.015	0.070		

© 1995 Microchip Technology Inc.

🖬 6103201 0013873 906 🛲

Powered by ICminer.com Electronic-Library Service CopyRight 2003

NOTES:

PAGE(S) INTENTIONALLY BLANK

DS30015M-page 114

© 1995 Microchip Technology Inc.

6103201 0013874 842

APPENDIX A: COMPATIBILITY

To convert code written for PIC16CXX to PIC16C5X, the user should take the following steps:

- 1. Check any CALL, GOTO or instructions that modify the PC to determine if any program memory page select operations (PA2, PA1, PA0 bits) need to be made.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any special function register page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to proper value for processor used.
- 6. Remove any use of the ADDLW and SUBLW instructions.
- 7. Rewrite any code segments that use interrupts.

APPENDIX B: WHAT'S NEW

B.1 Format

The format of this data sheet has been changed to be consistent with other product families. This ensures that important topics are covered across all PIC16/17 families. Here is an overview list of new features:

- Data Sheet Structure / Outline
- Consistent Figures and Tables

B.2 Additions

Items that have been added to this data sheet are:

- PIC16CR54 data
- PIC16C5X-10 data
- PIC16C5X/JW package information

© 1995 Microchip Technology Inc.

🖬 6103201 0013875 789 📰

APPENDIX C: WHAT'S CHANGED

Changes to this version of the PIC16C5X data sheet are:

- Correction of the 28-lead SSOP package pin-out
- Inclusion of errata sheet information

DS30015M-page 116

© 1995 Microchip Technology Inc.

🔲 6103201 0013876 615 🛲

APPENDIX D: PIC16/17 MICROCONTROLLERS

TABLE D-1: PIC16C5X FAMILY OF DEVICES

					Clock	Memory		Peripherals	Features
				· v 404	ALOULISE SAUN LOUND				
			Total	100 2/800 jc	TO TOUS				\$101137117 (\$107)
	en	YY UNUN	MOL.	IN SPEC RIVER AND ADDRESS AND	SIDOON ISLILI	SINDOW ISILI		GUEL OF	Selector agenon
PIC16C54	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54 ⁽²⁾	20	I	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20	1	512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54B ⁽¹⁾	20	Ι	512	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	1	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	ŧ		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR56 ⁽¹⁾	20	1	τ	25	TMRO	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	۶K	Ι	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57A ⁽²⁾	20	Ι	2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20	Ι	2K	72	0 HMT	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	ž	1	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58B ⁽¹⁾	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
All PIC	:16/17	Family	y devi	ices hav	e Power-On	Reset,	selectable	Watch	All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and
high I/ Note 1: Please	high I/O current capability. Please contact vour local	ent cal	pabilit r loca	iy. I sales c	high I/O current capability. Please contact vour local sales office for availability of these devices.	ability (of these de	ivices.	
:,	~		} } }	·		· · · · · ·			


Please contact your local sales office Not recommended for new designs. ... io :-

© 1995 Microchip Technology Inc.


🖬 6103201 0013877 551 📰

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DS30390B-page 117



PIC16C7X




capability. All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7.

DS30390B-page 118

© 1995 Microchip Technology Inc.

🔲 6103201 0013878 498 페




© 1995 Microchip Technology Inc.

6103201 0013879 324 📟

PIC16C7X

TABLE D-4: PIC16C7X FAMILY OF DEVICES



© 1995 Microchip Technology Inc.

🖬 6103201 0013880 046 🔳

				100	Ŭ (L	Tous	Memory		Per	Peripherals	Features
			Tought	W LIN 1010 - 10 10 10 10 10 10 10 10 10 10 10 10 10	Je Bolo	, To			See.		Selection of the select
	NA NA	V HALLAN		10		Hall AND A LAND AND AND AND AND AND AND AND AND AND	Nog Vill			$\langle \hat{y}_{k} \rangle$	Salar and a salar and a salar a s
PIC16C83 ⁽¹⁾	10	512		36	64	TMR0	4	13	Yes	2.0-6.0	2.0-6.0 18-pin DIP, SOIC
PIC16CR83 ⁽¹⁾	10		512	36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84	10	¥		36	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16C84A ⁽¹⁾	10	¥	1	68	64	TMR0	4	13	Yes	2.0-6.0	18-pin DIP, SOIC
PIC16CR84 ⁽¹⁾	10		1K	68	64	TMR0	4	13	Yes	2.0-6.0	2.0-6.0 18-pin DIP, SOIC
	All PIC16/17 family d	7 family	y devic lity	ses have	e Pow∈	er-on Reset, s	electat	ole Wa	Itchdog	Timer, sei	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high
	C16C)	X far	niy dev	vices us	se seria	All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7.	ng with	clock	pin RB	6 and dat	a pin RB7.
Note 1: Pleas	se cont	act yo	ur loca	al sales	office	Please contact your local sales office for availability of these devices	r of the€	se dev	rices.		


TABLE D-5: PIC16C8X FAMILY OF DEVICES

📰 6103501 0013881 185 📰

Powered by ICminer.com Electronic-Library Service CopyRight 2003

DS30390B-page 121

TABLE D-6: PIC17CXX FAMILY OF DEVICES



DS30390B-page 122

© 1995 Microchip Technology Inc.

💼 PT03507 0073885 474 📷

D.1 Pin Compatibility

Devices that have the same package type and VDD, VSS and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE D-7: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC16C54, PIC16C54A, PIC16CR54, PIC16CR54A, PIC16CR54B, PIC16C56, PIC16CR56, PIC16C58A, PIC16CR58A, PIC16CR58B, PIC16C61, PIC16C620, PIC16C621, PIC16C622, PIC16C70, PIC16C71, PIC16C71A PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18 pin (20 pin)
PIC16C55, PIC16CR55, PIC16C57, PIC16CR57A, PIC16CR57B	28 pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28 pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40 pin
PIC17C42, PIC17C43, PIC17C44	40 pin

© 1995 Microchip Technology Inc.

🖬 6103201 0013883 855 🔳

DS30390B-page 123

NOTES:

PAGE(S) INTENTIONALLY BLANK

DS30390B-page 124

© 1995 Microchip Technology Inc.

🖬 6103201 0013884 791 📟

INDEX

Α

Absolute Maximum Ratings	. 57
ALU	7
Applications	3
Architectural Overview	7
Assembler	. 54

в

Block Diagram	
On-Chip Reset Circuit	31
PIC16C5X Series	8
Timer0	23
TMR0/WDT Prescaler	
Watchdog Timer	35
Brown-Out Protection Circuit	

С

C Compiler (MP-C)	
Carry	
Clocking Scheme	
Code Protection	
Configuration Bits	
Configuration Word	
PIC16C54/CR54/C55/C56/C57	

D

DC Characteristics
18-Lead Ceramic Dual In-Line (CERDIP)
with Window - 300 mil
18-Lead Plastic Dual in-Line (PDIP) - 300 mil 104
18-Lead Plastic Surface Mount (SOIC) - 300 mil 107
20-Lead Plastic Surface Mount (SSOP) - 209 mil 109
28-Lead Ceramic CERDIP Dual In-line
with Window (300 mil))112
28-Lead Ceramic Dual In-Line (CERDIP)
with Window - 600 mil 113
28-Lead Plastic Dual In-Line (PDIP) - 300 mil 105
28-Lead Plastic Dual In-Line (PDIP) - 600 mil 106
28-Lead Plastic Surface Mount (SOIC) - 300 mil 108
28-Lead Plastic Surface Mount (SSOP) - 209 mil 110
Device Varieties5
Digit Carry7
Dynamic Data Exchange (DDE)51
E

Electrical Characteristics	
External Power-On Reset Circuit	
F	
Family of Devices	
PIC16CEV	117

PIC17CXX	
Features	1
FSR	
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	

I

I/O Interfacing	
I/O Ports	
I/O Programming Considerations	22
ID Locations	37
ID locations	27
INDF	20, 31
Indirect Data Addressing	
Instruction Cycle	
Instruction Flow/Pipelining	11
Instruction Set Summary	40
Integrated	54
L	

Loading of PC	18
Loading of PC Branch Instructions	18

М

MCLR	
Memory Organization	
Data Memory	13
Program Memory	13
MPASM Assembler	51, 54
MP-C C Compiler	55
MPSIM Software Simulator	51, 55

0

One-Time-Programmable (OTP) Devices	
OPTION Register	
OSC selection	27
Oscillator Configurations	28
Oscillator Types	
HS	28
LP	
RC	
XT	28

Ρ

Packaging Information PCL PIC16C5X DC and AC Characteristics PICDEM-1 Low-Cost PIC16/17 Demo Board PICDEM-2 Low-Cost PIC16CXX Demo Board PICMASTER Probes PICMASTER System Configuration PICMASTER™ RT In-Circuit Emulator PICSTART™ Low-Cost Development System Pin Compatible Devices Pinout Description POR Oscillator Start-Up Timer (OST) PO POwer-On Reset (POR) PORTA PORTA PORTA PORTC Power-Down Mode Prescaler PRO MATE™ Universal Programmer	
Q	
-	
Quick-Turnaround-Production (QTP) Devices	5

© 1995 Microchip Technology Inc.

DS30015M-page 125

🖬 6103201 0013885 628 📰

R

RC Oscillator	30
Read Modify Write	22
Reset	27, 30
Reset on Brown-Out	36

S

Serialized Quick-Turnaround-Production (SQTP) [Devices5
SLEEP	
Software Simulator (MPSIM)	
Special Features of the CPU	27
STATUS	7, 31
STATUS Word Register	
Summary of Port Registers	

Т

Timer0
Switching Prescaler Assignment
Timer0
Timer0 (TMR0) Module23
TMR0 with External Clock25
Timing Diagrams and Specifications
Timing Parameter Symbology and Load Conditions 64, 85
TRIS Registers21
U
UV Erasable Devices5
W
W
Wake-up from SLEEP
Watchdog Timer (WDT)27, 34
Period
Programming Considerations
Z

Zero bit	 	 7

LIST OF EXAMPLES

Example 3-1:	Instruction Pipeline Flow11
Example 4-1:	Indirect Addressing
Example 4-2:	How To Clear RAM Using Indirect
	Addressing 20
Example 5-1:	Read-Modify-Write Instructions on an
	I/O Port 22
Example 6-1:	Changing Prescaler (Timer0→WDT)
Example 6-2:	Changing Prescaler (WDT→Timer0)

LIST OF FIGURES

Figure 3-1:	PIC16C5X Series Block Diagram 8
Figure 3-2:	Clock/Instruction Cycle 11
Figure 4-1:	PIC16C54/CR54/C55 Program Memory Map
	and Stack 13
Figure 4-2:	PIC16C56 Program Memory Map
	and Stack 13
Figure 4-3:	PIC16C57 Program Memory Map
	and Stack 13
Figure 4-4:	PIC16C54/CR54/C56 Register File Map 14
Figure 4-5:	PIC16C55 Register File Map 14
Figure 4-6:	PIC16C57 Register File Map 14
Figure 4-7:	STATUS Register (Address:03h) 16
Figure 4-8:	OPTION Register
Figure 4-9:	Loading of PC
	Branch Instructions -
	PIC16C54/CR54/C55 18
Figure 4-10:	Loading of PC
	Branch Instructions -
	PIC16C56
Figure 4-11:	Loading of PC
	Branch Instructions -
- ; 1.10	PIC16C57
Figure 4-12:	Direct/Indirect Addressing
Figure 5-1:	
Figure 5-2:	Successive I/O Operation
Figure 6-1:	Timer0 Block Diagram
Figure 6-2: Figure 6-3:	Timer0 Timing:
Figure 6-3.	Internal Clock/No Prescale
Figure 6-4:	Timer0 Timing:
rigule 0-4.	Internal Clock/Prescale 1:2
Figure 6-5:	Timer0 Timing With External Clock
Figure 6-6:	Block Diagram of the Timer0/WDT Prescaler 26
Figure 7-1:	Configuration Word for
riguie / i.	PIC16C54/CR54/C55/C56/C57
Figure 7-2:	Crystal Operation or Ceramic Resonator
	(HS, XT or LP OSC Configuration)
Figure 7-3:	External Clock Input Operation
. galo / ol	(HS, XT or LP OSC Configuration)
Figure 7-4:	External Parallel Resonant Crystal
	Oscillator Circuit
Figure 7-5:	External Series Resonant Crystal
9	Oscillator Circuit
Figure 7-6:	RC Oscillator Mode
Figure 7-7:	Simplified Block Diagram of
0	On-Chip Reset Circuit
Figure 7-8:	ElectriCal Structure of MCLR/VPP Pin
Figure 7-9:	External Power-On Reset Circuit
2	(For Slow VDD Power-Up)
Figure 7-10:	Time-Out Sequence on Power-Up
-	(MCLR Not Tied to VDD)
Figure 7-11:	Time-Out Sequence on Power-Up
-	(MCLR Tied to VDD): Fast VDD Rise Time 33

DS30015M-page 126

© 1995 Microchip Technology Inc.

EE 6103201 0013886 564 **EE**

Figure 7-12: Time-Out Sequence on Power-Up
(MCLR Tied to VDD): Slow VDD Rise Time 33
Figure 7-13: Watchdog Timer Block Diagram
Figure 7-14: Brown-Out Protection Circuit 1
Figure 7-15: Brown-Out Protection Circuit 2
Figure 8-1: General Format for Instructions
Figure 9-1: PICMASTER System Configuration
Figure 10-1: Load Conditions - PIC16C54/55/56/57
Figure 10-2: External Clock Timing - PIC16C54/55/56/57.65
Figure 10-3: CLKOUT and I/O Timing - PIC16C54/55/56/5767
Figure 10-4: Reset, Watchdog Timer, and Device Reset
Timer Timing - PIC16C54/55/56/57
Figure 10-5: Timer0 Clock Timings - PIC16C54/55/56/57 . 69
Figure 11-1: Typical RC Oscillator Frequency vs.
Temperature71
Figure 11-2: Typical RC Oscillator Frequency vs.
VDD, CEXT = 20PF
Figure 11-3: Typical RC Oscillator Frequency vs.
VDD, CEXT = 100 PF72
Figure 11-4: Typical RC Oscillator Frequency vs.
VDD, CEXT = 300 PF72
Figure 11-5: Typical IPD vs. VDD,
Watchdog Disabled73
Figure 11-6: Maximum IPD vs. VDD,
Watchdog Disabled73
Figure 11-7: Typical IPD vs. VDD,
Watchdog Enabled73
Figure 11-8: Maximum IPD vs. VDD,
Watchdog Enabled
Figure 11-9: VTH (Input Threshold Voltage) of I/O Pins vs. VDD74
Figure 11-10:VIH, VIL of MCLR, T0CKI and OSC1
(in RC Mode) vs. VDD
Figure 11-11:VTH (Input Threshold Voltage) of OSC1 Input
(in XT, HS, and LP modes) vs. VDD
Figure 11-12:Typical IDD vs. Frequency
(External Clock, 25°C)
Figure 11-13:Maximum IDD vs. Frequency
(External Clock, -40°C to +85°C)
Figure 11-14:Maximum IDD vs. Frequency
(External Clock -55°C to +125°C)
Figure 11-15:WDT Timer Time-out Period vs. VDD76
Figure 11-16:Transconductance (gm) OF HS Oscillator vs.
VDD76
Figure 11-17:Transconductance (gm) of LP Oscillator vs.
VDD77
Figure 11-18:IOH vs. VOH, VDD = 3 V
Figure 11-19:Transconductance (gm) of XT Oscillator vs.
VDD
Figure 11-20:IOH vs. VOH, VDD = 5 V
Figure 11-20:IOH vs. VOH, VDD = 5 V
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 89
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 71 Timer Timing - PIC16CR54 89
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 100 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 100 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90 Figure 13-1: Typical RC Oscillator Frequency vs. 90
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IoL vs. VOL, VDD = 3 V 78 Figure 11-22:IoL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 1 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90 Figure 13-1: Typical RC Oscillator Frequency vs. 91
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IOL vs. VOL, VDD = 3 V 78 Figure 11-22:IOL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 100 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90 Figure 13-1: Typical RC Oscillator Frequency vs. 90
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IoL vs. VOL, VDD = 3 V 78 Figure 11-22:IoL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 1 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90 Figure 13-1: Typical RC Oscillator Frequency vs. 91 Figure 13-2: Typical RC Oscillator Frequency vs. 91
Figure 11-20:IOH vs. VOH, VDD = 5 V 77 Figure 11-21:IoL vs. VOL, VDD = 3 V 78 Figure 11-22:IoL vs. VOL, VDD = 5 V 78 Figure 12-1: Load Conditions 85 Figure 12-2: External Clock Timing - PIC16CR54 86 Figure 12-3: CLKOUT and I/O Timing - PIC16CR54 88 Figure 12-4: Reset, Watchdog Timer, and Device Reset 1 Timer Timing - PIC16CR54 89 Figure 12-5: Timer0 Clock Timings - PIC16CR54 90 Figure 13-1: Typical RC Oscillator Frequency vs. 1 Figure 13-2: Typical RC Oscillator Frequency vs. 91 Figure 13-2: Typical RC Oscillator Frequency vs. 92

Figure 13-4: Typical RC Oscillator Frequency vs.
VDD, CEXT = 300 PF
Figure 13-5: Typical IPD vs. VDD,
Watchdog Enabled
Figure 13-6: Maximum IPD vs. VDD,
Watchdog Enabled
Figure 13-7: VTH (Input Threshold Voltage) of I/O Pins vs.
VDD
Figure 13-8: VIH, VIL of MCLR, T0CKI and OSC1
(in RC Mode) vs. VDD
Figure 13-9: VTH (Input Threshold Voltage) of OSC1 Input
(in XT, HS, and LP modes) vs. VDD
Figure 13-10:Typical IDD vs. Frequency
(External Clock 25°C)
Figure 13-11:Maximum IDD vs. Frequency
(External Clock –40°C to +85°C)
Figure 13-12:WDT Timer Time-out Period vs. VDD
Figure 13-13:Transconductance (gm) OF HS Oscillator vs.
VDD
Figure 13-14:Transconductance (gm) of LP Oscillator vs.
Figure 13-15:Transconductance (gm) of XT Oscillator vs.
VDD
Figure 13-16:IOH vs. VOH, VDD = 3 V
Figure 13-17:10H vs. VOH, VDD = 5 V
Figure 13-18:IOL vs. VOL, VDD = 3 V
Figure 13-19:IOL vs. VOL, VDD = 5 V
- igure ie ielie ve vee, vee – e v

LIST OF TABLES

Table 1-1:	PIC16C5X Family of Devices4
Table 3-1:	PIC16C54/CR54/C56 Pinout Description9
Table 3-2:	PIC16C55/C57 Pinout Description 10
Table 4-1:	Special Function Register Summary 15
Table 5-1:	Summary of Port Registers 21
Table 6-1:	Registers Associated With Timer0 24
Table 7-1:	Capacitor Selection
	For Ceramic Resonators -
	PIC16C54/55/56/57 28
Table 7-2:	Capacitor Selection
	For Crystal Oscillator - PIC16C54/55/56/57 28
Table 7-3:	Capacitor Selection
	For Ceramic Resonators - PIC16CR54 29
Table 7-4:	Capacitor Selection
	For Crystal Oscillator - PIC16CR54 29
Table 7-5:	Reset Conditions for Special Registers 31
Table 7-6:	Reset Conditions for All Registers 31
Table 7-7:	Summary of Registers Associated with the
	Watchdog Timer 35
Table 7-8:	TO/PD Status After Reset
Table 7-9:	Events Affecting TO/PD Status Bits
Table 8-1:	OPCODE Field Descriptions 39
Table 8-2:	Instruction Set Summary 40
Table 9-1:	PICMASTER Probe Specification 52
Table 9-2:	Development System Packages 55
Table 10-1:	Cross Reference of Device Specs for Oscillator
	Configurations (RC, XT & 10) and Frequencies
	of Operation (Commercial Devices) 58
Table 10-2:	Cross Reference of Device Specs for Oscillator
	Configurations (HS, LP & JW) and Frequencies
	of Operation (Commercial Devices) 58
Table 10-3:	External Clock Timing Requirements -
	PIC16C54/55/56/57
Table 10-4:	CLKOUT and I/O Timing Requirements -
	PIC16C54/55/56/57 67

© 1995 Microchip Technology Inc.

🔳 6103201 0013887 4TO 📖

DS30015M-page 127

Table 10-5:	Reset, Watchdog Timer, and Device Reset
	Timer - PIC16C54/55/56/57
Table 10-6:	Timer0 Clock Requirements -
	PIC16C54/55/56/5769
Table 11-1:	RC Oscillator Frequencies71
Table 11-2:	Input Capacitance for PIC16C54/5678
Table 11-3:	Input Capacitance for PIC16C55/5778
Table 12-1:	Cross Reference of Device Specs for Oscillator
	Configurations and Frequencies of Operation
	(Commercial Devices)
Table 12-2:	External Clock Timing Requirements -
	PIC16CR54
Table 12-3:	CLKOUT and I/O Timing Requirements -
	PIC16CR54
Table 12-4:	Reset, Watchdog Timer, and Device Reset
	Timer - PIC16CR54 89
Table 12-5:	Timer0 Clock Requirements - PIC16CR54 90
Table 13-1:	RC Oscillator Frequencies
Table 13-2:	Input Capacitance for PIC16CR54
Table D-1:	PIC16C5X Family of Devices
Table D-1:	-
Table D-2:	PIC16C62X Family of Devices
Table D-3: Table D-4:	PIC16C6X Family of Devices
	PIC16C7X Family of Devices
Table D-5:	PIC16C8X Family of Devices
Table D-6:	PIC17CXX Family of Devices
Table D-7:	Pin Compatible Devices 123

DS30015M-page 128

© 1995 Microchip Technology Inc.

🖬 6103201 0013888 337 🎟

CONNECTING TO MICROCHIP BBS

Connect worldwide to the Microchip BBS using the CompuServe[®] communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore, **you do not need CompuServe membership to join Microchip's BBS**.

There is **no charge** for connecting to the BBS, except toll charge to CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14,400 bps.

The following connect procedure applies in most locations:

- 1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress <ENTER.J> and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress <ENTER.J> and Host Name: will appear.
- 5. Type **MCHIPBBS**, depress < **ENTER**→ > and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:

Type, **NETWORK**, depress < **ENTER**. → and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

ACCESS TO THE INTERNET

Microchip's current WWW address is listed on the back page of this data sheet under Worldwide Sales & Service - Americas - Corporate Office.

Trademarks:

PICMASTER and PICSTART are trademarks of Microchip Technology Inc. PIC is a registered trademark of Microchip Technology Incorporated in the U.S.A.

PRO MATE, *fuzzy*LAB, the Microchip logo and name are trademarks of Microchip Technology Incorporated.

*fuzzy*TECH is a registered trademark of Inform Software Corporation.

I²C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

© 1995 Microchip Technology Inc.

📰 6103201 0013889 273 📰

DS30015M-page 129

PIC16C54/55/56/57 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	- <u>XX</u> Oscillator Type	X Temperature Range	/XX Package	XXX Pattern		mples: PIC16C54 - XT/PXXX = "XT" oscillator,
Device	PIC160 PIC160	254, PIC16C54T 255, PIC16C55T 256, PIC16C56T 257, PIC16C57T	2) 2)		c)	commercial temp., PDIP, QTP pattern. PIC16C55 - XTI/SO = "XT" oscillator, industrial temp., SOIC (OTP device) PIC16C55 /JW = Commercial temp.
Oscillator Type	RC LP XT HS 10 b ⁽¹⁾	 Resistor Capa Low Power Ci Standard Crys High Speed Ci 10 MHz Cryst No type for JV 	rystal stal/Resonato rystal al	r	d)	CERDIP with window. PIC16C57 - RC/S = "RC" oscillator, com- mercial temp., dice in waffle pack.
Temperature Range	b ⁽¹⁾ 1 E	= 0° C to +76 = -40°C to +88 = -40°C to +128	5°C (Industria	al)	Note	 1: b = blank 2: T = in tape and reel - SOIC, SSOP packages only. 3: UV erasable devices are tested to all
Package	JW P S SO SP SS	= Windowed CE = PDIP = Die in Waffle F = SOIC (Gull W = Skinny PDIP (= SSOP (209 m	Pack ing, 300 mil b 28 pin, 300 m	•••		available voltage/frequency options. Erased devices are oscillator type RC. The user can select RC, LP, XT or HS oscillators by programming the appro- priate configuration bits.
Pattern	3-digit I	Pattern Code for	QTP (blank o	therwise)		

PIC16CR54 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information (e.g., on pricing or delivery) refer to the factory or the listed sales office.

PART NO.	-XX │ Oscillator Type	X Temperature Range	/XX Package	XXX Pattern	Exan	nples:
Device Oscillator Type	RC LP XT HS	R54, PIC16CR5 = Resistor Ca = Low Power = Standard C = High Speed	pacitor Crystal rystal/Resona I Crystal	ator	b)	PIC16CR54 - XT/P169 = "XT" oscillator, commercial temp., PDIP with ROM pattern 169. PIC16CR54 - LP I/SO592 = "LP" oscillator, industrial temp., SOIC device with ROM code 592.
Temperature Range Package	10 b ⁽¹⁾ E P S SO	= 10 MHz Cry = 0°C to - = -40°C to - = -40°C to + = PDIP = Die in Waffl = SOIC (Gull	+70°C (Comr ⊦85°C (Indus 125°C (Autor e Pack	trial) notive)	Note	 b = blank T = in tape and reel - SOIC, SSOP packages only.
Pattern	SS 3-digit F	= SSOP (209 Pattern Code for	,,	otherwise)		

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).
- Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

© 1995 Microchip Technology Inc.

📕 6103201 0013890 T95 🖿