


# **DS2012** 4096 x 9 FIFO Chip

#### **FEATURES**

- · First-in, first-out memory-based architecture
- Flexible 4096 x 9 organization
- Low-power HCMOS technology
- Asychronous and simultaneous read/write
- Bidirectional applications
- · Fully expandable by word width or depth
- · Empty and full warning flags
- · Half-full flag capability in single-device mode
- Retransmit capability
- Available in 50 ns, 65 ns, 80 ns, and 120 ns access times
- Optional industrial temperature range -40°C to +85°C available, designated N

#### PIN ASSIGNMENT



## **PIN DESCRIPTION**

– WRITE
- READ
- RESET
<ul> <li>First Load/Retransmit</li> </ul>
<ul> <li>Data In</li> </ul>
<ul><li>Data Out</li></ul>
<ul><li>Expansion In</li></ul>
<ul> <li>Expansion Out/Half Full</li> </ul>
<ul> <li>Fuil Flag</li> </ul>
<ul><li>Empty Flag</li></ul>
<ul><li>5 Volts</li></ul>
<ul><li>Ground</li></ul>
<ul><li>No Connect</li></ul>

### DESCRIPTION

The DS2012 FIFO Chip implements a first-in, first-out algorithm featuring asynchronous read/write operations, full, empty, and half full flags, and unlimited expansion capability in both word size and depth. The DS2012 is functionally and electrically equivalent to the DS2009

512 x 9 FIFO Chip, with the exceptions listed in the notes for DC Electrical Characteristics of the DS2009 data sheet. Refer to the DS2009 data sheet for detailed device description.

051994 1/1

Copyright © 1993 Dallas Semiconductor Corporation Printed in U.S.A.