


Delay Range 60-500 nsec**STYLE L-16 (14-pin Outline)**

High Speed CMOS

5 equally-spaced taps

**FEATURES**

- CMOS, TTL compatible
- Low power
- Low current
- 14-pin DIP configuration

Input Test Conditions:

Pulse width	$2 \times T_d$
Input rise time (10/90%)	.6 ns
Input fall time (90/10%)	.6 ns
Input voltage	3.2V
Vcc	5.0V $\pm$.05V

Environment:

Operating temperature	-40°C to +85°C
Storage temperature	-55°C to +125°C
Operating supply voltage	4.75V to 5.25V

Output characteristics:

Logic "0"	0.4V max
Logic "1"	3.85V min
Supply Current	35mA typ.

DELAY TIMES IN (ns) NANOSECONDS @ 25°C					
JBM P/N	TAP 1 PIN 12	TAP 2 PIN 4	TAP 3 PIN 10	TAP 4 PIN 6	OUTPUT PIN 8
L-16-50	12 $\pm$ 2ns	24 $\pm$ 2ns	36 $\pm$ 2ns	48 $\pm$ 2ns	60 $\pm$ 4%
L-16-51	15 $\pm$ 2ns	30 $\pm$ 2ns	45 $\pm$ 3ns	60 $\pm$ 3ns	75 $\pm$ 4%
L-16-52	20 $\pm$ 2ns	40 $\pm$ 3ns	60 $\pm$ 3ns	80 $\pm$ 4%	100 $\pm$ 4%
L-16-53	25 $\pm$ 3ns	50 $\pm$ 3ns	75 $\pm$ 3ns	100 $\pm$ 4%	125 $\pm$ 4%
L-16-54	30 $\pm$ 3ns	60 $\pm$ 3ns	90 $\pm$ 4ns	120 $\pm$ 4%	150 $\pm$ 4%
L-16-55	35 $\pm$ 3ns	70 $\pm$ 3ns	105 $\pm$ 4%	140 $\pm$ 4%	175 $\pm$ 4%
L-16-56	40 $\pm$ 3ns	80 $\pm$ 4%	120 $\pm$ 4%	160 $\pm$ 4%	200 $\pm$ 4%
L-16-57	45 $\pm$ 3ns	90 $\pm$ 4%	135 $\pm$ 4%	180 $\pm$ 4%	225 $\pm$ 4%
L-16-58	50 $\pm$ 3ns	100 $\pm$ 4ns	150 $\pm$ 4%	200 $\pm$ 4%	250 $\pm$ 4%
L-16-59	60 $\pm$ 3ns	120 $\pm$ 4%	180 $\pm$ 4%	240 $\pm$ 4%	300 $\pm$ 4%
L-16-60	70 $\pm$ 5%	140 $\pm$ 4%	210 $\pm$ 4%	280 $\pm$ 4%	350 $\pm$ 4%
L-16-61	80 $\pm$ 5%	160 $\pm$ 4%	240 $\pm$ 4%	320 $\pm$ 4%	400 $\pm$ 4%
L-16-62	90 $\pm$ 5%	180 $\pm$ 4%	270 $\pm$ 4%	360 $\pm$ 4%	450 $\pm$ 4%
L-16-63	100 $\pm$ 5%	200 $\pm$ 4%	300 $\pm$ 4%	400 $\pm$ 4%	500 $\pm$ 4%

Consult factory for other delays, tolerances and logic families.