
# 8-TAP, ECL-INTERFACED **FIXED DELAY LINE SERIES DDU18)**



#### **FEATURES**

- Eight equally spaced outputs
- Fits in 400 mil 24-pin DIP socket
- Input & outputs fully 100K-ECL interfaced & buffered



**PACKAGES** 

#### **FUNCTIONAL DESCRIPTION**

## PIN DESCRIPTIONS

The DDU18-series device is a 8-tap digitally buffered delay line. The signal input (IN) is reproduced at the outputs (T1-T8), shifted in time by an amount determined by the device dash number (See Table). For dash numbers less than 16, the total delay of the line is measured from T1 to T8. The nominal tap-to-tap delay increment is given by one-seventh of

DDU18-xx

DDU18-xxM

Signal Input IN T1-T8 **Tap Outputs** -5 Volts **VEE GND** Ground

the total delay, and the inherent delay from IN to T1 is nominally 2.0ns. For dash numbers greater than or equal to 16, the total delay of the line is measured from IN to T8. The nominal tap-to-tap delay increment is given by one-eighth of this number.

DIP

#### SERIES SPECIFICATIONS


Minimum input pulse width: 40% of total delay

Output rise time: 2ns typical Supply voltage:  $-5VDC \pm 5\%$ 


Power dissipation: 500mw typical (no load)

Operating temperature: 0° to 85° C

Temp. coefficient of total delay: 100 PPM/°C



# Functional diagram for dash numbers < 16



Functional diagram for dash numbers >= 16

#### DASH NUMBER SPECIFICATIONS

Part	Total	Delay Per		
Number	Delay (ns)	Tap (ns)		
DDU18-4	3.5 ± 1.0 *	$0.5 \pm 0.3$		
DDU18-8	7.0 ± 1.0 *	$1.0 \pm 0.4$		
DDU18-12	10.5 ± 1.0 *	$1.5 \pm 0.4$		
DDU18-16	$16 \pm 1.0$	$2.0\pm0.5$		
DDU18-20	$20 \pm 1.0$	$2.5 \pm 1.0$		
DDU18-24	$24 \pm 1.2$	$3.0 \pm 1.5$		
DDU18-32	$32\pm1.6$	$4.0\pm2.0$		
DDU18-40	$40 \pm 2.0$	$5.0 \pm 2.0$		
DDU18-48	$48 \pm 2.4$	$6.0 \pm 2.0$		
DDU18-56	$56\pm2.8$	$7.0 \pm 2.0$		
DDU18-64	$64 \pm 3.2$	$8.0\pm2.0$		
DDU18-72	$72\pm3.6$	$9.0 \pm 2.0$		
DDU18-80	$80 \pm 4.0$	$10.0 \pm 2.5$		
DDU18-100	$100 \pm 5.0$	$12.5 \pm 2.5$		
DDU18-120	$120\pm6.0$	$15.0 \pm 3.0$		
DDU18-160	$160 \pm 8.0$	$20.0 \pm 4.0$		
DDU18-200	$200 \pm 10.0$	$25.0 \pm 5.0$		

<sup>\*</sup> Total delay is referenced to first tap output Input to first tap = 2.0ns  $\pm 1$ ns

NOTE: Any dash number between 4 and 200 not shown is also available.

©1997 Data Delay Devices

# **APPLICATION NOTES**

## HIGH FREQUENCY RESPONSE

The DDU18 tolerances are guaranteed for input pulse widths and periods greater than those specified in the test conditions. Although the device will function properly for pulse widths as small as 40% of the total delay and periods as small as 80% of the total delay (for a symmetric input), the delays may deviate from their values at low frequency. However, for a given input condition, the deviation will be repeatable from pulse to pulse. Contact technical support at Data Delay Devices if your application requires device testing at a specific input condition.

#### POWER SUPPLY BYPASSING

The DDU18 relies on a stable power supply to produce repeatable delays within the stated tolerances. A 0.1uf capacitor from VEE to GND, located as close as possible to the VEE pin, is recommended. A wide VEE trace and a clean ground plane should be used.

# **DEVICE SPECIFICATIONS**

TABLE 1: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	$V_{EE}$	-7.0	0.3	V	
Input Pin Voltage	$V_{IN}$	V <sub>EE</sub> - 0.3	0.3	V	
Storage Temperature	$T_{STRG}$	-55	150	С	
Lead Temperature	$T_{LEAD}$		300	С	10 sec

#### **TABLE 2: DC ELECTRICAL CHARACTERISTICS**


(0C to 85C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V <sub>OH</sub>	-1.025		-0.880	V	$V_{IH} = MAX,50\Omega$ to -2V
Low Level Output Voltage	V <sub>OL</sub>	-1.810		-1.620	V	$V_{IL} = MIN, 50\Omega$ to -2V
High Level Input Voltage	$V_{IH}$	-1.165		-0.880	V	
Low Level Input Voltage	$V_{IL}$	-1.810		-1.475	V	
High Level Input Current	I <sub>IH</sub>			340	μΑ	$V_{IH} = MAX$
Low Level Input Current	I <sub>IL</sub>	0.5			μΑ	$V_{IL} = MIN$

# **PACKAGE DIMENSIONS**



DDU18-xx (Commercial DIP) DDU18-xxM (Military DIP)



DDU18-xxC4 (Commercial SMD)
DDU18-xxMC4 (Military SMD)

# **DELAY LINE AUTOMATED TESTING**

#### **TEST CONDITIONS**

INPUT: OUTPUT:


Source Impedance:  $50\Omega$  Max.

Rise/Fall Time: 2.0 ns Max. (measured

between 20% and 80%)

Pulse Width:  $PW_{IN} = 1.5 \times Total Delay$ Period:  $PER_{IN} = 10 \times Total Delay$ 

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



**PERIN**  $PW_{IN}$ - T<sub>RISE</sub>  $\mathsf{T}_{\mathsf{FALL}}$ **INPUT** 80% 50% 20% **SIGNAL**  $V_{IL}$ TFALL  $T_{RISE}$ **OUTPUT**  $V_{OH}$ 50% 50% **SIGNAL**  $V_{OL}$ 

**Timing Diagram For Testing**