

---

## M32C/80 Series

### [CAN] Effects of PLL jitters on CAN communication

---

#### Introduction

This document describes the phase correction mechanism of the PLL frequency synthesizer (hereafter referred to as the PLL) used in the M32C/80 series microcomputers and the effects of PLL jitters on CAN communication.

#### Target Device

M32C/81, 83,84,85,86 groups


#### Contents

1. Phase timing of the PLL frequency synthesizer..... 2
2. Effects of PLL jitters on CAN communication ..... 3


**1. Phase timing of the PLL frequency synthesizer**

The PLL in the M32C/80 series has its phases corrected every reference clock cycle. Therefore, in no case will PLL jitters accumulate along with the passage of time.

Figure 1 shows a block diagram of the PLL. Figure 2 shows an example timing with which the PLL in the M32C/80 series is corrected for phases. In the example in Figure 2, the reference clock is derived from XIN by dividing it by 2, and the programmable counter is set to divide-by-16, so that XIN is multiplied by 4.



**Figure 1 PLL block diagram**



**Figure 2 Phase correction timing**

## 2. Effects of PLL jitters on CAN communication

A worst-case situation where CAN communication is most affected by an out-of-sync condition (i.e., the longest possible period for which communication will not be resynchronized) occurs when 5 consecutive dominant bits are followed by 5 consecutive recessive bits. If the falling edge of XIN occurs within the resynchronization width (Resynchronization Jump Width, hereafter referred to as SJW), CAN communication will not be affected.

Figure 3 shows how CAN communication is resynchronized when 5 consecutive dominant bits are followed by 5 consecutive recessive bits and the timing with which the PLL is corrected for phases.

Because the PLL in the M32C/80 series has its phases corrected every reference clock cycle, PLL jitters do not accumulate along with the passage of time.




Figure 3 Relation of resynchronization on CAN communication and PLL phase correction

Next, we measured the long-term jitter of the PLL by using the M32C/80 series microcomputer to calculate an out-of-sync time due to clock errors that include the long-term jitter of the PLL.

When measuring the long-term jitter, we aimed to obtain the maximum value (worst value) of the long-term jitter by changing samples and measurement conditions before making a measurement. Then, by adding errors inherent in the measurement equipment and jitter fluctuations due to measurement time to the maximum value (worst value) of the measured data, we calculated the long-term jitter in  $t_w(10\text{bit})$ . As a result, it was found that the long-term jitter of the PLL occurring in  $t_w(10\text{bit})$  was 25 ns.

Based on this measurement result, we calculated the maximum value (worst value) of an out-of-sync time occurring in  $t_w(10\text{bit})$ . In CAN communication performed at a baud rate of 500 kbps, it was found to be 85 ns. The calculation method is shown below. Because this maximum value (worst value) is smaller than  $SJW (1 Tq) = 125 \text{ ns}$ , it can safely be said that the long-term jitter of the PLL does not affect CAN communication.

[Calculation method]

(1) Conditions

- XIN = 8 MHz
- PLL clock frequency = 64 MHz
- CAN clock frequency = 32 MHz
- CAN baud rate = 500 kbps ( $1 Tq = 125 \text{ ns}$ )
- $SJW = 1 Tq$
- $\Delta f_{XIN}$ : XIN clock error = 0.3%
- $\Delta T_{PLL}$ : long-term jitter of PLL occurring in  $t_w(10\text{bit}) = 25 \text{ ns}$

(2) Equation to calculate an out-of-sync time ( $\Delta T$ ) that occurs in  $t_w(10\text{bit})$  due to clock errors including PLL jitter

$$\Delta T = \text{out-of-sync time occurring in } t_w(10\text{bit}) \text{ due to XIN clock errors [ns]} + \text{long-term jitter of PLL occurring in } t_w(10\text{bit}) \text{ [ns]}$$

$$|\Delta T| \leq 10\text{bit} \times (\text{Nominal Time}) \times \Delta f_{XIN} \div 100 + \Delta T_{PLL}$$

[Calculation result]

$$|\Delta T| \leq 10\text{bit} \times 2000[\text{ns}] \times 0.3[\%] \div 100 + 25[\text{ns}] = 85[\text{ns}]$$

## Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Nov.01.03	—	First edition issued

---

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.