

STM690, STM704, STM795 STM802, STM804, STM805, STM806

3V Supervisor with Battery Switchover

FEATURES SUMMARY

- RST OR RST OUTPUTS
- NVRAM SUPERVISOR FOR EXTERNAL LPSRAM
- CHIP-ENABLE GATING (STM795 only) FOR EXTERNAL LPSRAM (7ns max PROP DELAY)
- MANUAL (PUSH-BUTTON) RESET INPUT
- 200ms (TYP) t_{rec}
- WATCHDOG TIMER 1.6sec (TYP)
- AUTOMATIC BATTERY SWITCHOVER
- LOW BATTERY SUPPLY CURRENT 0.4µA (TYP)
- POWER-FAIL COMPARATOR (PFI/PFO)
- LOW SUPPLY CURRENT 40µA (TYP)
- GUARANTEED \overline{RST} (RST) ASSERTION DOWN TO $V_{CC} = 1.0V$
- OPERATING TEMPERATURE:
 -40°C to 85°C (Industrial Grade)

Figure 1. Packages




Table 1. Device Options

	Watchdog Input	Active- Low RST ⁽¹⁾	Active- High RST	Manual Reset Input	Battery Switch-over	Power-fail Compar- ator	Chip- Enable Gating
STM690T/S/R	V	~			V	~	
STM704T/S/R		~		~	V	~	
STM795T/S/R		✓ (2)			~		~
STM802T/S/R	~	~			~	~	
STM804T/S/R	~		✓ (2)		~	~	
STM805T/S/R	V		✓ (2)		V	~	
STM806T/S/R		✓		~	V	✓	

Note: 1. All RST outputs push-pull (unless otherwise noted)

Rev 7

Open drain output.

^{*} Contact local ST sales office for availability.

TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. Packages	1
Table 1. Device Options	1
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram (STM690/802/804/805)	
Figure 3. Logic Diagram (STM704/806)	
Figure 4. Logic Diagram (STM795)	
Table 2. Signal Names	
Figure 5. STM690/802/804/805 Connections	
Figure 6. STM704/806 Connections	
Figure 7. STM795 Connections	
Pin Descriptions	
Table 3. Pin Description.	
Figure 8. Block Diagram (STM690/802/804/805)	
Figure 9. Block Diagram (STM704/806)	
Figure 10.Block Diagram (STM795)	
Figure 11.Hardware Hookup	8
OPERATION	۵
Reset Output	
Push-button Reset Input (STM704/806)	
Watchdog Input (NOT available on STM704/795/806)	
Back-up Battery Switchover	
Table 4. I/O Status in Battery Back-up	
Chip-Enable Gating (STM795 only)	
Chip Enable Input (STM795 only)	
Chip Enable Output (STM795 only)	
Figure 12 Chip Enable Waysform (STM705)	
Figure 13.Chip Enable Waveform (STM795)	
Applications Information	
Figure 14.Power-fail Comparator Waveform (STM690/704/802/804/805/806)	
Using a SuperCap™ as a Backup Power Source	
Figure 15.Using a SuperCap™	
Negative-Going V _{CC} Transients	
TYPICAL OPERATING CHARACTERISTICS	13
Figure 16.V _{CC} -to-V _{OUT} On-Resistance vs. Temperature	13
Figure 17.V _{BAT} -to-V _{OUT} On-Resistance vs. Temperature	13
Figure 18.Supply Current vs. Temperature (no load)	
Figure 19.Battery Current vs. Temperature	
Figure 20.V _{PFI} Threshold vs. Temperature	15

STM690/704/795/802/804/805/806

Figure 21.Reset Comparator Propagation Delay vs. Temperature	15
Figure 22.Power-up t _{rec} vs. Temperature	16
Figure 23.Normalized Reset Threshold vs. Temperature	16
Figure 24.Watchdog Time-out Period vs. Temperature	17
Figure 25. \overline{E} to \overline{E}_{CON} On-Resistance vs. Temperature	17
Figure 26.PFI to PFO Propagation Delay vs. Temperature	18
Figure 27.Output Voltage vs. Load Current ($V_{CC} = 5V$; $V_{BAT} = 2.8V$; $T_A = 25$ °C)	18
Figure 28.Output Voltage vs. Load Current (V_{CC} = 0V; V_{BAT} = 2.8V; T_A = 25°C)	
Figure 29.RST Output Voltage vs. Supply Voltage	19
Figure 30.RST Output Voltage vs. Supply Voltage	
Figure 31.Power-fail Comparator Response Time (Assertion)	20
Figure 32.Power-fail Comparator Response Time (De-Assertion)	21
Figure 33.Maximum Transient Duration vs. Reset Threshold Overdrive	21
Figure 34. E to E _{CON} Propagation Delay vs. Temperature	22
MAXIMUM RATING	22
Table 5. Absolute Maximum Ratings	22
DC and AC PARAMETERS	23
Table 6. Operating and AC Measurement Conditions	23
Figure 35.E to ECON Propagation Delay Test Circuit	
Figure 36.AC Testing Input/Output Waveforms	23
Figure 37.MR Timing Waveform	24
Figure 38.Watchdog Timing	24
Table 7. DC and AC Characteristics	24
PACKAGE MECHANICAL	27
Figure 39.SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mech.	
Table 8. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechan	_
Figure 40.TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline.	
Table 9. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanic	
PART NUMBERING	29
Table 10. Ordering Information Scheme	
REVISION HISTORY	31
Table 12. Document Revision History	31


SUMMARY DESCRIPTION

The STM690/704/795/802/804/805/806 Supervisors are self-contained devices which provide microprocessor supervisory functions with the ability to non-volatize and write-protect external LPSRAM. A precision voltage reference and comparator monitors the $V_{\rm CC}$ input for an out-of-tolerance condition. When an invalid $V_{\rm CC}$ condition occurs, the reset output (RST) is forced low (or high in the case of RST). These devices also offer

a watchdog timer (except for STM704/795/806) as well as a power-fail comparator (except for STM795) to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.

Figure 2. Logic Diagram (STM690/802/804/805)



Note: 1. For STM804/805, reset output is active-high and open drain.

Figure 3. Logic Diagram (STM704/806)




Figure 4. Logic Diagram (STM795)





Table 2. Signal Names

MR	Push-button Reset Input
WDI	Watchdog Input
RST	Active-Low Reset Output
RST ⁽¹⁾	Active-High Reset Output
<u>E</u> ⁽²⁾	Chip Enable Input
E _{CON} (2)	Conditioned Chip Enable Output
Vccsw ⁽²⁾	V _{CC} Switch Output
V _{OUT}	Supply Voltage Output
V _{CC}	Supply Voltage
V _{BAT}	Back-up Supply Voltage
PFI	Power-fail Input
PFO	Power-fail Output
V _{SS}	Ground

Note: 1. Open drain for STM804/805 only.

2. STM795

Figure 5. STM690/802/804/805 Connections



Note: 1. For STM804/805, reset output is active-high and open drain.

Figure 6. STM704/806 Connections





Figure 7. STM795 Connections



Pin Descriptions

MR (Manual Reset). A logic low on /MR asserts the reset output. Reset remains asserted as long as MR is low and for t_{rec} after MR returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

WDI (Watchdog Input). If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function cannot be disabled by allowing the WDI pin to float.

 $\overline{\textbf{RST}}$ (Active-low Reset). Pulses low for t_{rec} when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.

RST (Active-high Reset - Open Drain). Pulses high for t_{rec} when triggered, and stays high whenever V_{CC} is above the reset threshold or when MR is a logic high. It remains high for t_{rec} after either V_{CC} falls below the reset threshold, the watchdog triggers a reset, or MR goes from high to low.

PFI (Power-fail Input). When PFI is less than V_{PFI} or when V_{CC} falls below V_{SW} (2.4V), PFO goes low; otherwise, PFO remains high. Connect to ground if unused.

 $\overline{\text{PFO}}$ (Power-fail Output). When PFI is less than V_{PFI} , or $\underline{V_{CC}}$ falls below V_{SW} , $\overline{\text{PFO}}$ goes low; otherwise, PFO remains high. Leave open if unused.

V_{OUT} (Supply Output Voltage). When V_{CC} is above the switchover voltage (V_{SO}), V_{OUT} is connected to V_{CC} through a P-channel MOSFET switch. When V_{CC} falls below V_{SO}, V_{BAT} connects to V_{OUT}. Connect to V_{CC} if no battery is used.

Vccsw (Vcc Switch Output). When Vout switches to battery, Vccsw is high. When Vout switches back to Vcc, Vccsw is low. It can be used to drive gate of external PMOS transistor for Iout requirements exceeding 75mA.

E (Chip Enable Input). The input to the chip-enable gating circuit. Connect to ground if unused.


 \overline{E}_{CON} (Conditional Chip Enable). \overline{E}_{CON} goes low only when \overline{E} is low and reset is not asserted. If \overline{E}_{CON} is low when reset is asserted, \overline{E}_{CON} will remain low for 15µs or until \overline{E} goes high, whichever occurs first. In the disabled mode, \overline{E}_{CON} is pulled up to V_{OUT} .

 \textbf{V}_{BAT} (Back-up Battery Input). When V_{CC} falls below $\text{V}_{\text{SO}}, \text{ V}_{\text{OUT}}$ switches from V_{CC} to $\text{V}_{\text{BAT}}.$ When V_{CC} rises above V_{SO} + hysteresis, V_{OUT} reconnects to $\text{V}_{\text{CC}}.$ V_{BAT} may exceed $\text{V}_{\text{CC}}.$ Connect to V_{CC} if no battery is used.

Table 3. Pin Description


	P	in		Name	Function
STM795	STM690 STM802	STM704 STM806	STM804 STM805		
_	ı	6	ı	MR	Push-button Reset Input
_	6	1	6	WDI	Watchdog Input
7	7	7	-	RST	Active-Low Reset Output
-	1	-	7	RST	Active-High Reset Output
-	4	4	4	PFI	Power-fail Input
-	5	5	5	PFO	Power-fail Output
1	1	1	1	Vout	Supply Output for External LPSRAM
2	2	2	2	V _C C	Supply Voltage
3	_	_	_	Vccsw	V _{CC} Switch Output
4	3	3	3	V _{SS}	Ground
5	_	_	_	Ē	Chip Enable Input
6	_	_	_	Econ	Conditioned Chip Enable Output
8	8	8	8	V_{BAT}	Backup-Battery Input

Figure 8. Block Diagram (STM690/802/804/805)



Note: 1. For STM804/805, reset output is active-high and open drain.

Figure 9. Block Diagram (STM704/806)



577

Figure 10. Block Diagram (STM795)





Figure 11. Hardware Hookup



Note: 1. For STM690/802/804/805.

- For STM795 only.
 Not available on STM795.
- 4. For STM704/806.

OPERATION

Reset Output

The STM690/704/795/802/804/805/806 Supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs, or when the Push-button Reset Input (MR) is taken low. RST is guaranteed to be a logic low (logic high for STM804/805) for 0V < V_{CC} < V_{RST} if V_{BAT} is greater than 1V. Without a back-up battery, RST is guaranteed valid down to V_{CC} =1V.

During power-up, once V_{CC} exc<u>eeds</u> the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

Push-button Reset Input (STM704/806)

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see Figure 37., page 24) after it returns high. The \overline{MR} input has an internal $40k\Omega$ pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a $0.1\mu F$ capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

Watchdog Input (NOT available on STM704/795/806)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the Watchdog Input (WDI) within t_{WD} (1.6sec typ), the reset is asserted. The internal watchdog timer is cleared by either:

- 1. a reset pulse, or
- by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50ns. If WDI is tied high or low, a reset pulse is triggered every 1.8sec (t_{WD} + t_{rec}).

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting (see Figure 38., page 24).

Note: Input frequency greater than 20ns (50MHz) will be filtered.

Back-up Battery Switchover

In the event of a power failure, it may be necessary to preserve the contents of external SRAM through V_{OUT} . With a backup battery installed with voltage V_{BAT} , the devices automatically switch the SRAM to the back-up supply when V_{CC} falls.

Note: If back-up battery is not used, connect both VBAT and VOUT to VCC.

This family of Supervisors does not always connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{CC}. V_{BAT} connects to V_{OUT} (through a 100 Ω switch) when V_{CC} is below V_{SW} (2.4V) or V_{BAT} (whichever is lower). This is done to allow the back-up battery (e.g., a 3.6V lithium cell) to have a higher voltage than V_{CC}.

Assuming that $V_{BAT} > 2.0V$, switchover at V_{SO} ensures that battery back-up mode is entered before V_{OUT} gets too close to the 2.0V minimum required to reliably retain data in most external SRAMs. When V_{CC} recovers, hysteresis is used to avoid oscillation around the V_{SO} point. V_{OUT} is connected to V_{CC} through a 3Ω PMOS power switch.

Note: The back-up battery may be removed while V_{CC} is valid, assuming V_{BAT} is adequately decoupled (0.1µF typ), without danger of triggering a reset.

Table 4. I/O Status in Battery Back-up

Pin	Status
Vout	Connected to V _{BAT} through internal switch
V _{CC}	Disconnected from V _{OUT}
PFI	Disabled
PFO	Logic Low
Ē	High impedance
E _{CON}	Logic High
WDI	Watchdog timer is disabled
MR	Disabled
RST	Logic Low
RST	Logic High
V_{BAT}	Connected to V _{OUT}
Vccsw	Logic High (STM795)

477

Chip-Enable Gating (STM795 only)

Internal gating of the chip enable (\overline{E}) signal prevents erroneous data from corrupting the external CMOS RAM in the event of an undervoltage condition. The STM795 uses a series transmission gate from \overline{E} to \overline{E}_{CON} (see Figure 12). During normal operation (reset not asserted), the \overline{E} transmission gate is enabled and passes all \overline{E} transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short \overline{E} propagation delay from \overline{E} to \overline{E}_{CON} enables the STM795 to be used with most μ Ps. If \overline{E} is low when reset asserts, \overline{E}_{CON} remains low for typically 10 μ s to permit the current WRITE cycle to complete.

Chip Enable Input (STM795 only)

The chip-enable transmission gate is disabled and \overline{E} is high impedance (disabled mode) while reset is asserted. During a power-down sequence when V_{CC} passes the reset threshold, the chip-enable transmission gate disables and \overline{E} immediately becomes high impedance if the voltage at \overline{E} is high. If \overline{E} is low when reset asserts, the chip-enable transmission gate will disable 10µs after reset asserts (see Figure 13). This permits the current WRITE cycle to complete during power-down.

Any time a reset is generated, the chip-enable transmission gate remains disabled and \overline{E} remains high impedance (regardless of \overline{E} activity) for the first half of the reset time-out period ($t_{rec}/2$). When the chip enable transmission gate is enabled, the impedance of \overline{E} appears as a 40Ω resistor in series with the load at \overline{E}_{CON} . The propagation delay through the chip-enable transmission gate depends on V_{CC} , the source impedance of the drive connected to \overline{E} , and the loading on \overline{E}_{CON} . The chip enable propagation delay is production tested from the 50% point on \overline{E} to the 50% point on \overline{E}_{CON} using a 50Ω driver and a 50pF load capacitance (see Figure 36., page 23). For minimum propagation delay, minimize the capacitive load at \overline{E}_{CON} and use a low-output impedance driver.

Chip Enable Output (STM795 only)

When the chip-enable transmission gate is enabled, the impedance of \overline{E}_{CON} is equivalent to a 40Ω resistor in series with the source driving $\overline{E}.$ In the disabled mode, the transmission gate is off and an active pull-up connects \overline{E}_{CON} to V_{OUT} (see Figure 12). This pull-up turns off when the transmission gate is enabled.

Figure 12. Chip-Enable Gating





Figure 13. Chip Enable Waveform (STM795)



Power-fail Input/Output (NOT available on STM795)

The Power-fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (\overline{PFO}) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see Figure 11., page 8) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM690/704/795/802/804/805/806 or the microprocessor drops below the minimum operating voltage.

During battery back-up, the power-fail comparator is turned off and PFO goes (or remains) low (see

Figure 14., page 11). This occurs after V_{CC} drops below V_{SW} (2.4V). When power returns, the power-fail comparator is enabled and \overline{PFO} follows PFI. If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM704/806 so that a low voltage on PFI will generate a reset output.

Applications Information

These Supervisor circuits are not short-circuit protected. Shorting V_{OUT} to ground - excluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V_{CC} and V_{BAT} pins to ground by placing $0.1\mu F$ capacitors as close to the device as possible.





Figure 14. Power-fail Comparator Waveform (STM690/704/802/804/805/806)

Using a SuperCap™ as a Backup Power Source

SuperCapsTM are capacitors with extremely high capacitance values (e.g., order of 0.47F) for their size. Figure 15 shows how to use a SuperCap as a back-up power source. The SuperCap may be connected through a diode to the V_{CC} supply. Since V_{BAT} can exceed V_{CC} while V_{CC} is above the reset threshold, there are no special precautions when using these supervisors with a SuperCap.

Figure 15. Using a SuperCap™




Negative-Going V_{CC} Transients


The STM690/704/795/802/804/805/806 Supervisors are relatively immune to negative-going V_{CC} transients (glitches). Figure 33., page 21 was generated using a negative pulse applied to V_{CC}, starting at V_{RST} + 0.3V and ending below the reset threshold by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts 40µs or less will not cause a reset pulse. A 0.1µF bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.


TYPICAL OPERATING CHARACTERISTICS

Note: Typical values are at $T_A = 25$ °C.

Figure 16. V_{CC}-to-V_{OUT} On-Resistance vs. Temperature














Figure 19. Battery Current vs. Temperature








Figure 21. Reset Comparator Propagation Delay vs. Temperature




Figure 22. Power-up t_{rec} vs. Temperature






Figure 23. Normalized Reset Threshold vs. Temperature








Figure 25. \overline{E} to \overline{E}_{CON} On-Resistance vs. Temperature




Figure 26. PFI to PFO Propagation Delay vs. Temperature





Figure 27. Output Voltage vs. Load Current ($V_{CC} = 5V$; $V_{BAT} = 2.8V$; $T_A = 25$ °C)







Figure 28. Output Voltage vs. Load Current ($V_{CC} = 0V$; $V_{BAT} = 2.8V$; $T_A = 25$ °C)





47/ 19/32

Figure 30. RST Output Voltage vs. Supply Voltage





Figure 31. Power-fail Comparator Response Time (Assertion)







Figure 32. Power-fail Comparator Response Time (De-Assertion)








Figure 34. E to E_{CON} Propagation Delay vs. Temperature

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 5. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature (V _{CC} Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltage	-0.3 to V _{CC} +0.3	V
V _{CC} /V _{BAT}	Supply Voltage	-0.3 to 6.0	V
Io	Output Current	20	mA
PD	Power Dissipation	320	mW

Note: 1. Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

DC AND AC PARAMETERS


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 6, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 6. Operating and AC Measurement Conditions

Parameter	STM690/704/795/ 802/804/805/806	Unit
V _{CC} /V _{BAT} Supply Voltage	1.0 to 5.5	V
Ambient Operating Temperature (T _A)	-40 to 85	°C
Input Rise and Fall Times	≤ 5	ns
Input Pulse Voltages	0.2 to 0.8V _{CC}	V
Input and Output Timing Ref. Voltages	0.3 to 0.7V _{CC}	V

Figure 35. E to ECON Propagation Delay Test Circuit



Note: 1. C_L includes load capacitance and scope probe capacitance.

Figure 36. AC Testing Input/Output Waveforms





Figure 37. $\overline{\text{MR}}$ Timing Waveform



Note: 1. RST for STM805.

Figure 38. Watchdog Timing



Table 7. DC and AC Characteristics

Sym	Alter- native	Description	Test Condition ⁽¹⁾	Min	Тур	Max	Unit
V _{CC} , V _{BAT} ⁽²⁾		Operating Voltage	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	1.1 ⁽³⁾		5.5	V
		V _{CC} Supply Current	Excluding I _{OUT} (V _{CC} < 5.5V)		40	60	μA
		VCC Supply Current	Excluding I _{OUT} (V _{CC} < 3.6V)		35	50	μA
I _{CC}	·	V _{CC} Supply Current in Battery Back-up Mode	Excluding I_{OUT} ($V_{BAT} = 2.3V$, $V_{CC} = 2.0V$, $\overline{MR} = V_{CC}$)		25	35	μA
I _{BAT} ⁽⁴⁾		V _{BAT} Supply Current in Battery Back-up Mode	Excluding I _{OUT} (V _{BAT} = 3.6V)		0.4	1.0	μΑ
			I _{OUT1} = 5mA ⁽⁵⁾	V _{CC} – 0.03	V _{CC} – 0.015		V
V _{OUT1}		V _{OUT} Voltage (Active)	I _{OUT1} = 75mA	V _{CC} – 0.3	V _{CC} – 0.15		V
			$I_{OUT1} = 250\mu A,$ $V_{CC} > 2.5V^{(5)}$	V _{CC} – 0.0015	V _{CC} - 0.0006		V
V _{OUT2}		V _{OUT} Voltage (Battery	I _{OUT2} = 250μA, V _{BAT} = 2.3V	V _{BAT} – 0.1	V _{BAT} – 0.034		V
VOU12		Back-up)	I _{OUT2} = 1mA, V _{BAT} = 2.3V		V _{BAT} – 0.14		V
	V _{CC} to	V _{OUT} On-resistance			3	4	Ω
	V _{BAT} to	V _{OUT} On-resistance			100		Ω

Sym	Alter- native	Description	Test Condition ⁽¹⁾		Min	Тур	Max	Unit
		Input Leakage Current (MR)	STM704/806 only; $\overline{MR} = 0V, V_{CC} = 3V$		20	75	350	μA
ILI	•	Input Leakage Current (PFI)	0V = V _I	N = V _{CC}	-25	2	+25	nA
		Input Leakage Current (WDI)	0V = V _I	$N = V_{CC}$	-1		+1	μΑ
I _{LO}		Output Leakage Current	STM804/805/795; $0V = V_{IN} = V_{CC}^{(6)}$		-1		+1	μA
V _{IH}		Input High Voltage (MR, WDI)	V _{RST} (max)	< V _{CC} < 5.5V	0.7V _{CC}			V
V_{IL}		Input Low Voltage (MR, WDI)	V _{RST} (max)	< V _{CC} < 5.5V			0.3V _{CC}	V
V _{OL}		Output Low Voltage (PFO, RST, RST, Vccsw)		RST (max), 3.2mA			0.3	V
VOL.		Output Low Voltage (\overline{E}_{CON})		RST (max), mA, $\overline{E} = 0V$			0.2V _{CC}	V
V _{OL}		Output Low Voltage (RST)	$V_{CC} = 1.0V$,	40μA, V _{BAT} = V _{CC} , C to 85°C			0.3	V
				200µA, V _{BAT} = V _{CC}			0.3	٧
		Output High Voltage (RST, RST) ⁽⁷⁾	$I_{SOURCE} = 1mA,$ $V_{CC} = V_{RST} (max)$		2.4			٧
VoH		Output High Voltage (ECON)	$V_{CC} = V_{RST}$ (max), $I_{OUT} = 1.6$ mA, $\overline{E} = V_{CC}$		0.8V _{CC}			٧
		Output High Voltage (PFO)	I _{SOURCE} = 75µA, V _{CC} = V _{RST} (max)		0.8V _{CC}			٧
V		V _{OH} Battery Back-up (Vccsw, RST)	$I_{SOURCE} = 100\mu A,$ $V_{CC} = 0V, V_{BAT} = 2.8V$		0.8V _{BAT}			٧
V _{ОНВ}		V _{OH} Battery Back-up (E _{CON})	I _{SOURCE} = 75μA, V _{CC} = 0V, V _{BAT} = 2.8V		0.8V _{BAT}			٧
Power-fa	il Comp	arator (NOT available on STM	795)				•	
V _{PFI}		PFI Input Threshold	PFI Falling	STM802/ 804/806	1.212	1.237	1.262	V
VPFI		111 input Tilleshold	(V _{CC} < 3.6V)	STM690/ 704/805	1.187	1.237	1.287	V
		PFI Hysteresis	PFI Rising ((V _{CC} < 3.6V)		10	20	mV
t _{PFD}		PFI to PFO Propagation Delay				2		μs
I _{SC}		PFO Output Short to GND Current	V _{CC} = 3.6V	/, PFO = 0V	0.1	0.75	2.0	mA
Battery S	Switchov	ver						
			Power-down	V _{BAT} > V _{SW}		Vsw		V
		Battery Back-up	2	V _{BAT} < V _{SW}		V_{BAT}		V
Vso		Switchover Voltage (8,9)	Power-up	$V_{BAT} > V_{SW}$		V _{SW}		V
				$V_{BAT} < V_{SW}$		V_{BAT}		V
		Vsw				2.4		V
		Hysteresis				40		mV

Sym	Alter- native	Description	Test Co	ndition ⁽¹⁾	Min	Тур	Max	Unit
Reset Th	reshold	s	1				l	
			STM690T/	V _{CC} Falling	3.00	3.075	3.15	V
			704T/795T/ 805T	V _{CC} Rising	3.00	3.085	3.17	V
			STM802T/	V _{CC} Falling	3.00	3.075	3.12	V
			804T/806T	V _{CC} Rising	3.00	3.085	3.14	V
			STM690S/	V _{CC} Falling	2.85	2.925	3.00	V
V _{RST} ⁽¹⁰⁾		Reset Threshold	704S/795S/ 805S	V _{CC} Rising	2.85	2.935	3.02	V
VRSI.			STM802S/	V _{CC} Falling	2.88	2.925	3.00	V
			804S/806S	V _{CC} Rising	2.88	2.935	3.02	V
			STM690R/ 704R/795R/ 805R	V _{CC} Falling	2.55	2.625	2.70	V
				V _{CC} Rising	2.55	2.635	2.72	V
			STM802R/ 804R/806R	V _{CC} Falling	2.59	2.625	2.70	V
				V _{CC} Rising	2.59	2.635	2.72	V
t _{rec}		RST Pulse Width	V _{CC} <	< 3.6V	140	200	280	ms
Push-bu	tton Res	et Input (STM704/806)				•	•	•
t _{MLMH}	tMR	MR Pulse Width			100	20		ns
t _{MLRL}	tMRD	MR to RST Output Delay				60	500	ns
Watchdo	g Timer	(NOT available on STM704/79	95/806)					
t_{WD}		Watchdog Timeout Period	V _{RST} (max)	< V _{CC} < 3.6V	1.12	1.60	2.24	S
		WDI Pulse Width	V _{RST} (max) < V _{CC} < 3.6V		100	20		ns
Chip-Ena	able Gati	ing (STM795 only)		_		-		
E-to-E _{CON} Resistance		$V_{CC} = V_F$	RST (max)		46		Ω	
	E-to-E _{CC}	_{DN} Propagation Delay	$V_{CC} = V_F$	RST (max)		2	7	ns
	Reset-	to-E _{CON} High Delay				10		μs
I _{SC}	Ē	CON Short Circuit Current	$V_{CC} = 3.6V$, Disable Mode, $\overline{E}_{CON} = 0V$		0.1	0.75	2.0	mA


Note: 1. Valid for Ambient Operating Temperature: $T_A = -40$ to 85°C; $V_{CC} = V_{RST}$ (max) to 5.5V; and $V_{BAT} = 2.8V$ (except where <u>noted</u>).

- 3. V_{CC} (min) = 1.0V for T_A = 0°C to +85°C. 4. Tested at V_{BAT} = 3.6V, V_{CC} = 3.5V and 0V. 5. Guaranteed by design.
- 6. The leakage current measured on the RST pin (STM804/805) or RST pin (STM795) is tested with the reset output not asserted (output high impedance).
- 7. Not valid for STM795/804/805 (open drain).
- When V_{BAT} > V_{CC} > V_{SW}, V_{OUT} remains connected to V_{CC} until V_{CC} drops below V_{SW}.
 When V_{SW} > V_{CC} > V_{BAT}, V_{OUT} remains connected to V_{CC} until V_{CC} drops below the battery voltage (V_{BAT}) 75mV.
- 10. The reset threshold tolerance is wider for V_{CC} rising than for V_{CC} falling due to the 10mV (typ) hysteresis, which prevents internal oscillation.

^{2.} V_{CC} supply current, logic input leakage, Watchdog functionality, Push-button Reset functionality, PFI functionality, state of RST and RST tested at V_{BAT} = 3.6V, and V_{CC} = 5.5V. The state of RST or RST and PFO is tested at V_{CC} = V_{CC} (min). Either V_{CC} or V_{BAT} can go to 0V if the other is greater than 2.0V.

PACKAGE MECHANICAL

Figure 39. SO8 - 8-lead Plastic Small Outline, 150 mils body width, Package Mech. Drawing



Note: Drawing is not to scale.

Table 8. SO8 – 8-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Symb		mm		inches			
Syllib	Тур	Min	Max	Тур	Min	Max	
А	_	1.35	1.75	_	0.053	0.069	
A1	_	0.10	0.25	-	0.004	0.010	
В	_	0.33	0.51	_	0.013	0.020	
С	-	0.19	0.25	-	0.007	0.010	
D	-	4.80	5.00	-	0.189	0.197	
ddd	-	_	0.10	_	_	0.004	
E	-	3.80	4.00	_	0.150	0.157	
е	1.27	-	_	0.050	_	-	
Н	-	5.80	6.20	_	0.228	0.244	
h	_	0.25	0.50	-	0.010	0.020	
L	-	0.40	0.90	-	0.016	0.035	
α	-	0°	8°	_	0°	8°	
N		8		8			




Figure 40. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Outline


Note: Drawing is not to scale.

Table 9. TSSOP8 – 8-lead, Thin Shrink Small Outline, 3x3mm body size, Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А	_	_	1.10	_	_	0.043
A1	_	0.05	0.15	_	0.002	0.006
A2	0.85	0.75	0.95	0.034	0.030	0.037
b	_	0.25	0.40	_	0.010	0.016
С	_	0.13	0.23	_	0.005	0.009
СР	_	_	0.10	_	_	0.004
D	3.00	2.90	3.10	0.118	0.114	0.122
е	0.65	_	_	0.026	_	_
E	4.90	4.65	5.15	0.193	0.183	0.203
E1	3.00	2.90	3.10	0.118	0.114	0.122
L	0.55	0.40	0.70	0.022	0.016	0.030
L1	0.95	_	_	0.037	_	-
α	_	0°	6°	_	0°	6°
N	8			8		

PART NUMBERING





_ _ _

F = Tape & Reel

Note: 1. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

477

Table 11. Marking Description

Part Number	Reset Threshold	Package	Topside Marking	
STM690T	3.075	SO8	T009	
31110901	3.073	TSSOP8		
STM690S	2.925	SO8	690S	
31110903	2.925	TSSOP8	0900	
STM690R	2.625	SO8	690R	
STIVIOSOR	2.025	TSSOP8		
STM704T	3.075	SO8	704T	
01W/7041		TSSOP8	7041	
STM704S	2.925	SO8	704S	
3111/1043		TSSOP8	7043	
STM704R	2.625	SO8	7040	
31W/704K		TSSOP8	704R	
CTM70ET	0.075	SO8	7057	
STM795T	3.075	TSSOP8	795T	
CTM705C	2.025	SO8	7050	
STM795S	2.925	TSSOP8	795S	
CTM705D	2.625	SO8	70FD	
STM795R	2.625	TSSOP8	— 795R	
CTMOOOT	2.075	SO8	0007	
STM802T	3.075	TSSOP8	802T	
07140000	0.005	SO8	802S	
STM802S	2.925	TSSOP8		
CTMOOOD	2.625	SO8	802R	
STM802R		TSSOP8		
CTM004T	3.075	SO8	804T	
STM804T		TSSOP8		
CTM004C	0.005	SO8	9040	
STM804S	2.925	TSSOP8	804S	
CTM004D	0.005	SO8	0040	
STM804R	2.625	TSSOP8	804R	
CTMOOFT	3.075	SO8	0057	
STM805T	3.075	TSSOP8	805T	
CTMOOSC	2.025	SO8	0050	
STM805S	2.925	TSSOP8	805S	
CTMOOFD	0.005	SO8	0050	
STM805R	2.625	TSSOP8	805R	
CTMOOCT	3.075	SO8	Tage	
STM806T		TSSOP8	806T	
CTMCCCC	2.005	SO8	0000	
STM806S	2.925	TSSOP8	806S	
CTMOOCD	2 625	SO8	806R	
STM806R	2.625	TSSOP8		

REVISION HISTORY

Table 12. Document Revision History

Date	Version	Revision Details	
October 31, 2003	1.0	First Issue	
22-Dec-03	2.0	Reformatted; update characteristics (Figure 1, 3, 4, 11, 13, 14, 37; Table 1, 3, 4, 7, 9, 11)	
16-Jan-04	2.1	Add Typical Operating Characteristics (Figure 17, 18, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34)	
07-Apr-04	2.2	Update characteristics (Figure 13, 29, 30, Table 1, 3, 7)	
25-May-04	3.0	Update characteristics (Table 3, 7)	
02-Jul-04	4.0	Update package availability, pin description; promote document (Figure 1, 14; Table 3, 10)	
29-Sep-04	5.0	Clarify root part numbers, pin descriptions, update characteristics (Figure 2, 3, 4, 6, 7, 8, 9, 10, 11, 13, 14, 35; Table 1, 3, 6, 7, 10)	
25-Feb-05	6.0	Update Characteristics (Figure 11, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35; Table 7)	
05-Apr-06	7	Update characteristics (Figure 13)	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

 $\ensuremath{\texttt{©}}$ 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com