μPD4363B
16,384 x 4-Bit
Static CMOS RAM

Description

The μPD4363B is a 16,384-word by 4-bit static RAM fabricated with advanced silicon-gate technology. A unique design using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μPD4363B a high-speed device that requires very low power and no clock or refreshing.

The μPD4363B is packaged in a standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ.

Features

- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- $\overline{OE}$ eliminates the need for external bus buffers
- Three-state outputs
- Low power dissipation
  - 130 mA max (active)
  - 2 mA max (standby)
- Standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD4363BCR-12	12 ns	24-pin plastic DIP
CR-15	15 ns	
CR-20	20 ns	
μPD4363BLA-12	12 ns	24-pin plastic SOJ
LA-15	15 ns	
LA-20	20 ns	

Pin Configuration

24-Pin Plastic DIP or SOJ



Pin Identification

Symbol	Function
A_0 - A_{13}	Address inputs
I/O_1 - I/O_4	Data inputs and outputs
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
$\overline{WE}$	Write enable
GND	Ground
V_{CC}	+5-volt power supply
NC	No connection

19c

Absolute Maximum Ratings

Supply voltage, V_{CC}	−0.5 to +7.0 V
Input and output voltages, V_{IN} (Note 1)	−0.5 to V_{CC} + 0.5 V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	−55 to +125°C
Power dissipation, P_D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) V_{IN} (min) = −3.0 V for 10 ns pulse.

Capacitance

T_A = 25°C; f = 1 MHz; V_{IN} and V_{OUT} = 0 V (Note 1)

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	C_{IN}			6	pF
Output capacitance	C_{DOUT}			8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Input voltage, high	V_{IH}	2.2		V_{CC} + 0.3	V
Input voltage, low	V_{IL}	−0.5		0.8	V
Operating temperature	T_A	0		70	°C

Notes:

(2) V_{IL} = −3.0 V for 10 ns pulse.

Truth Table

Function	$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Input/Output	I_{CC}
Not selected	H	X	X	High-Z	Standby
Read	L	H	L	D_{OUT}	Active
D_{OUT} disabled	L	H	H	High-Z	Active
Write	L	L	X	D_{IN}	Active

Block Diagram



DC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	I_{LI}	−2		2	μA	V_{IN} = 0 V to V_{CC}; V_{CC} = max
Output leakage current	I_{LO}	−2		2	μA	V_{OUT} = 0 V to V_{CC}; $\overline{CS}$ or $\overline{OE}$ = V_{IH}; V_{CC} = max
Standby supply current	I_{SB}			20	mA	$\overline{CS}$ = V_{IH}
	I_{SB1}			2	mA	$\overline{CS}$ = V_{CC} − 0.2 V; V_{IN} ≤ 0.2 V or ≥ V_{CC} − 0.2 V
Output voltage, low	V_{OL}			0.4	V	I_{OL} = 8.0 mA
Output voltage, high	V_{OH}	2.4			V	I_{OH} = −4.0 mA

AC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

		μPD4363B-12		μPD4363B-15		μPD4363B-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	I_{CC}		130		120		110	mA	$\overline{CS}$ = V_{IL}; I_{DOUT} = 0 mA
Read cycle time	t_{RC}	12		15		20		ns	(Note 2)
Address access time	t_{AA}		12		15		20	ns	
Chip select access time	t_{ACS}		12		15		20	ns	
Output hold from address change	t_{OH}	2		3		3		ns	
Chip select to output in low-Z	t_{LZ}	2		3		3		ns	(Note 3)
Chip deselect to output in high-Z	t_{HZ}	0	7	0	7	0	8	ns	(Note 4)
Output enable access time	t_{OE}		8		9		10	ns	
Output enable to output in low-Z	t_{OLZ}	0		0		0		ns	(Note 3)
Output disable to output in high-Z	t_{OHZ}	0	7	0	7	0	8	ns	(Note 4)
Chip select to power-up time	t_{PU}	0		0		0		ns	
Chip deselect to power-down time	t_{PD}	0	7	0	10	0	12	ns	
Write Operation									
Write cycle time	t_{WC}	12		15		20		ns	(Note 2)
Chip select to end of write	t_{CW}	11		13		15		ns	
Address valid to end of write	t_{AW}	11		13		15		ns	
Address setup time	t_{AS}	0		0		0		ns	
Write pulse width	t_{WP}	10		12		14		ns	
Write recovery time	t_{WR}	1		1		1		ns	
Data valid to end of write	t_{DW}	7		7		8		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write enable to output in high-Z	t_{WZ}	0	7	0	7	0	8	ns	(Note 4)
Output active from end of write	t_{OW}	0		0		0		ns	(Note 3)

Notes:

(1) Input pulse levels = GND to 3.0 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.

(2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.

(3) Transition is measured at ±200 mV from steady-state voltage with the loading shown in figure 2.

(4) Transition is measured at V_{OL} + 200 mV and V_{OH} − 200 mV with the loading shown in figure 2.

Figure 1. Output Load



Figure 2. Output Load for t_{HZ}, t_{LZ}, t_{OHZ}, t_{OLZ}, t_{WZ}, and t_{OW}



Timing Waveforms (cont)

Address Access Cycle



Notes:
[1] $\overline{WE}$ is held high for a read cycle.
[2] The device is continually selected, where $\overline{CS} = \overline{OE} = V_{IL}$.

83IH-6269B

Chip Select Access Cycle



Notes:
[1] $\overline{WE}$ is held high for a read cycle.
[2] Address valid prior to or coincident with the low transition of $\overline{CS}$.
[3] $\overline{OE} = V_{IL}$.

83IH-6270B

Timing Waveforms (cont)

$\overline{OE}$-Controlled Access Cycle



Notes:
[1] $\overline{WE}$ is held high for a read cycle.
[2] The device is continually selected, where $\overline{CS} = V_{IL}$.

83IH-6271B

$\overline{WE}$-Controlled Write Cycle



Notes:
[1] $\overline{CS}$ or $\overline{WE}$ must be high during address transition.
[2] If $\overline{OE}$ is high, the I/O pins remain in high impedance.
[3] During this period, the I/O pins may be active ($\overline{OE}$ low). Therefore, data input signals of opposite polarity to the outputs must not be applied.

83IH-6272B

Timing Waveforms (cont)

$\overline{CS}$-Controlled Write Cycle



Notes:

[1] $\overline{CS}$ or $\overline{WE}$ must be high during address transition.

[2] If $\overline{OE}$ is high, the I/O pins remain in high impedance.

[3] During this period, the I/O pins may be active ($\overline{OE}$ low). Therefore, data input signals of opposite polarity to the outputs must not be applied.

83IH-6273B