

## Description

The μPD4363B is a 16,384-word by 4-bit static RAM fabricated with advanced silicon-gate technology. A unique design using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μPD4363B a high-speed device that requires very low power and no clock or refreshing.

The μPD4363B is packaged in a standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ.

## Features


- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- OE eliminates the need for external bus buffers
- Three-state outputs
- Low power dissipation
  - 130 mA max (active)
  - 2 mA max (standby)
- Standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ packaging

## Ordering Information

Part Number	Access Time (max)	Package
μPD4363BCR-12	12 ns	24-pin plastic DIP
CR-15	15 ns	
CR-20	20 ns	
μPD4363BLA-12	12 ns	24-pin plastic SOJ
LA-15	15 ns	
LA-20	20 ns	

## Pin Configuration

### 24-Pin Plastic DIP or SOJ



19C

## Pin Identification

Symbol	Function
A <sub>0</sub> - A <sub>13</sub>	Address inputs
I/O <sub>1</sub> - I/O <sub>4</sub>	Data inputs and outputs
CS	Chip select
OE	Output enable
WE	Write enable
GND	Ground
V <sub>CC</sub>	+5-volt power supply
NC	No connection

19C-1

**Absolute Maximum Ratings**

Supply voltage, $V_{CC}$	-0.5 to +7.0 V
Input and output voltages, $V_{IN}$ (Note 1)	-0.5 to $V_{CC} + 0.5$ V
Operating temperature, $T_{OPR}$	0 to +70°C
Storage temperature, $T_{STG}$	-55 to +125°C
Power dissipation, $P_D$	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Notes:**

(1)  $V_{IN}$  (min) = -3.0 V for 10 ns pulse.


**Capacitance**

$T_A = 25^\circ\text{C}$ ;  $f = 1 \text{ MHz}$ ;  $V_{IN}$  and  $V_{OUT} = 0 \text{ V}$  (Note 1)

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	$C_{IN}$		6		pF
Output capacitance	$C_{DOUT}$		8		pF

**Notes:**

(1) This parameter is sampled and not 100% tested.

**Block Diagram**

83IH-6256B

**DC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input leakage current	$I_{IL}$	-2		2	$\mu\text{A}$	$V_{IN} = 0 \text{ V to } V_{CC}; V_{CC} = \text{max}$
Output leakage current	$I_{OL}$	-2		2	$\mu\text{A}$	$V_{OUT} = 0 \text{ V to } V_{CC}; \bar{CS} \text{ or } \bar{OE} = V_{IH}; V_{CC} = \text{max}$
Standby supply current	$I_{SB}$			20	mA	$\bar{CS} = V_{IH}$
	$I_{SB1}$			2	mA	$\bar{CS} = V_{CC} - 0.2 \text{ V}; V_{IN} \leq 0.2 \text{ V} \text{ or } \geq V_{CC} - 0.2 \text{ V}$
Output voltage, low	$V_{OL}$			0.4	V	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	$V_{OH}$	2.4			V	$I_{OH} = -4.0 \text{ mA}$

**AC Characteristics** $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$ 

Parameter	Symbol	μPD4363B-12		μPD4363B-15		μPD4363B-20		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
<b>Read Operation</b>									
Operating supply current	$I_{CC}$		130		120		110	mA	$\bar{CS} = V_{IL}; I_{DOUT} = 0 \text{ mA}$
Read cycle time	$t_{RC}$	12		15		20		ns	(Note 2)
Address access time	$t_{AA}$		12		15		20	ns	
Chip select access time	$t_{ACS}$		12		15		20	ns	
Output hold from address change	$t_{OH}$	2		3		3		ns	
Chip select to output in low-Z	$t_{LZ}$	2		3		3		ns	(Note 3)
Chip deselect to output in high-Z	$t_{HZ}$	0	7	0	7	0	8	ns	(Note 4)
Output enable access time	$t_{OE}$		8		9		10	ns	
Output enable to output in low-Z	$t_{OLZ}$	0		0		0		ns	(Note 3)
Output disable to output in high-Z	$t_{OHZ}$	0	7	0	7	0	8	ns	(Note 4)
Chip select to power-up time	$t_{PU}$	0		0		0		ns	
Chip deselect to power-down time	$t_{PD}$	0	7	0	10	0	12	ns	
<b>Write Operation</b>									
Write cycle time	$t_{WC}$	12		15		20		ns	(Note 2)
Chip select to end of write	$t_{CW}$	11		13		15		ns	
Address valid to end of write	$t_{AW}$	11		13		15		ns	
Address setup time	$t_{AS}$	0		0		0		ns	
Write pulse width	$t_{WP}$	10		12		14		ns	
Write recovery time	$t_{WR}$	1		1		1		ns	
Data valid to end of write	$t_{DW}$	7		7		8		ns	
Data hold time	$t_{DH}$	0		0		0		ns	
Write enable to output in high-Z	$t_{WZ}$	0	7	0	7	0	8	ns	(Note 4)
Output active from end of write	$t_{ow}$	0		0		0		ns	(Note 3)


**Notes:**

- (1) Input pulse levels = GND to 3.0 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at  $\pm 200 \text{ mV}$  from steady-state voltage with the loading shown in figure 2.
- (4) Transition is measured at  $V_{OL} + 200 \text{ mV}$  and  $V_{OH} - 200 \text{ mV}$  with the loading shown in figure 2.

19c

19c-3


**Figure 1. Output Load**



\*Including Scope and Jig

83IH-4832A

**Figure 2. Output Load for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OHZ}$ ,  $t_{OLZ}$ ,  $t_{WZ}$ , and  $t_{OW}$**




\*Including Scope and Jig

83IH-4831A


## Timing Waveforms (cont)

## Address Access Cycle



19c


## Chip Select Access Cycle




19C-5

### Timing Waveforms (cont)


#### **OE-Controlled Access Cycle**



#### **WE-Controlled Write Cycle**



## Timing Waveforms (cont)

 **$\overline{CS}$ -Controlled Write Cycle**

83H-6273B

19C-7