# Data Sheet


# **BIT3102A**

Low Cost PWM CCFL Controller

Version:A0

Please read the notice stated in this preamble carefully before accessing any contents of the document attached.

Admission of BiTEK's statement therein is presumed once the document is released to the receiver.





**DCC** CONTROLLED

www.DataSheet4U.com

Firstly, the information furnished by Beyond Innovation Technology Co. Ltd. (BiTEK) in this document is believed to be accurate and reliable and subject to BiTEK's amendment without prior notice. And the aforesaid information does not form any part or parts of any quotation or contract between BiTEK and the information receiver.

Further, no responsibility is assumed for the usage of the aforesaid information. BiTEK makes no representation that the interconnect of its circuits as described herein will not infringe on exiting or future patent rights, nor do the descriptions contained herein imply the granting of licenses to make, use or sell equipment constructed in accordance therewith.

Besides, the product in this document is not designed for use in life support appliances, devices, or systems where malfunction of this product can reasonably be expected to result in personal injury. BiTEK customers' using or selling this product for use in such applications shall do so at their own risk and agree to fully indemnify BiTEK for any damage resulting from such improper use or sale.

At last, the information furnished in this document is the property of BiTEK and shall be treated as highly confidentiality; any kind of distribution, disclosure, copying, transformation or use of whole or parts of this document without duly authorization from BiTEK by prior written consent is strictly prohibited. The receiver shall fully compensate BiTEK without any reservation for any losses thereof due to its violation of BiTEK's confidential request. The receiver is deemed to agree on BiTEK's confidential request therein suppose that said receiver receives this document without making any expressly opposition. In the condition that aforesaid opposition is made, the receiver shall return this document to BiTEK immediately without any delay. -Version A4



碩 頡 科 技 BITEK 管 May 16, 2007 制 DCC CONTROLLED

#### Features:

- WW PWM Modulation
- Open Lamp Protection
- Internal UVLO (Under Voltage Lock Out) function
- Dimming Control
- CMOS Totem Pole output
- · NMOS output driving
- SOP /DIP Packing


## Applications:

- Cold Cathode Fluorescent Lamps system
- Notebook PC
- LCD Monitor
- Palm-top Computers
- Video Phone/ Door Phone
- · Portable Instrumentation
- Personal Digital Assistants
- Airline Entertainment Centers
- Automotive Display
- ATM/ Financial Terminal
- POS Terminal
- Navigation Devices (GPS Equipment)
- Test Equipment
- Copiers and Office Equipment
- Medical Equipment

# **Recommended Operating Condition:**

Supply Voltage	4.5 ~ 8.5 V
Operating Frequency	50K ~ 250K Hz
Operating Ambient Temperature	0 ~ 70 ℃

## Pin Layout:




#### General Description:

To aim at the Cold Cathode Fluorescent Lamp (CCFL) applications, the BIT3102A integrated all functions required in a single 8 pin chip. The chip provides a fully functioned PWM control circuit with a true lamp current feedback protection. By setting the required time for striking the lamp through SST, the open-lamp condition can be detected after lamp striking period. The lamp dimming can be done through a PWM feedback loop. CMOS process reduces the operating current (1mA typical) and NMOS output driving capability enhances the system efficiency.

# Absolute Ratings: (if Ta=25℃)

VDD0.3 ~ +9.0 V
GND±0.3 V
Input Voltage0.3 ~ VDD+0.3 V
Operating Ambit Temperature0 ~ +70 °C
Operating Junction Temperature+150 ℃
Storage Temperature55~+150 $^{\circ}\mathrm{C}$

# Functional Block Diagram:



# Function Description:

www DataSheet4U com

**UVLO:** The Under-Voltage-Lock-Out circuit turns the output driver off when supplying voltage drops to a specified low level.

Band Gap Reference: This circuit provides a accuracy voltage reference which is very stable even though the operating temperature is variable. Base on this reference, a specified voltage can be generated which is used by another circuit.

Ramp Wave Generator: This circuit generates a typical 140KHz ramp wave. (as  $R_T$  =100  $K\Omega$ ) The relation between frequency and resistor  $R_T$  is as the equation below:

Freq. (KHz) =  $14000/R_T(K\Omega)$ 

**PWM Controller:** The pulse width modulation control circuit includes a ramp wave generator, an error amplifier and a comparator. These devices provide the required active components for the PWM feedback control application.

#### The Power On Initialization and Open Lamp

**Protection:** The current source I<sub>SS</sub> charges the external resistor and capacitor during power on process. The voltage drops on the SST pin will be increased as

 $V_{SST} = I_{SS}R_{SS}$  (1-e<sup>-t/RssCss</sup>); (Fig.a) Where  $I_{SS} = V_{RT}/R_T \pm 15\%$ , and  $V_{RT} = 2.15V$ 

The output is disabled to "low" level and open lamp protection is disable while SST <0.325V. A ~ 180uA




Fig.b

current is flow into INN to set
the initial state. The PWM
controller is enable while
2.5V < SST < 0.325V.
The open lamp protection circuit

will be enable when
V<sub>SST</sub> > 2.5V (Fig.b)
The required time for striking

the lamp could be calculated as

bellow: T<sub>STRIKE</sub> = (R<sub>SS</sub>C<sub>SS</sub>)

$$\begin{split} &\text{In}((I_{SS}R_{SS}\text{-}0.325)/(I_{SS}R_{SS}\text{-}2.5)) \\ &T_{STRIKE} \text{ is decided by the} \\ &\text{characteristic of lamp.} \end{split}$$

Table 1. Power On Initialization and Open Lamp Protection

	OUT	OLP	VIN-
SST < 0.325V	Disable to "Low"	Disable	Internally Forced to "High"
2.5V < SST < 0.325V	Enable	Disable	Externally Controlled
SST >2.5V	Enable	Enable	Externally Controlled

# Pin Description:

Pin No.	Names	Description
1	OUT	PWM output, logic high active for driving NMOS device.
2	VDD	Supply voltage.
3	CMP	PWM controller input, the output of error amplifier.
4	Vin-	PWM controller input, the inverting input of error amplifier.
5		A voltage sense input pin. If voltage level is less than 325 mV after a user defined period of time, the chip will shut down the OUT and PWM circuits. A digital latch circuit latches this result. The latch condition will be released if the power be turned off.
6	SST	The timer for open lamp protection.
7	RT	Operation frequency control.
8	GND	Ground

# DC/AC Characteristics:

| Parameter | Test Conditions | Min. | Typ.(Limits) | Max. | Unit | Typ.(Limits) | Unit | Typ.(Limits) | Max. | Unit | Typ.(Limits) | Unit |

BITEK

頡 科 技


**BI T3102A** 

Under Voltage Lock Out		_				
DataShUpper threshold voltage	Ta=25°C	3.8	4	4.2		
Hysteresis		0.1	0.2	0.3		
Ramp Wave Generator						
Frequency	$R_T$ =100K $\Omega$	120	140	160	K	
Operating Frequency	note 1	50		250	K	
Output peak			2.25			
Output valley			0.75			
Error Amplifier				7		
Input voltage	note 1	0.75		2.25		
Open loop gain		60	80		(	
Unit gain band width		1	1.5		N	
Open Lamp Enable						
Output current	VDD=6.0V, Ta=25°C		2.15V/R <sub>T</sub>		ι	
Open lamp detection enable			2.5			
Open Lamp Protection						
Open lamp detection lower threshold	VDD=6.0V, Ta=25°C		325		n	
Hysteresis			50		n	
Output						
CMOS output impedance	note 1		50			
Rising Time	1000pF load,		110		1	
Falling Time	note 1		100		r	

Ta: ambient temperature.

Note 1: It is guaranteed by design not 100% tested.

# **Application Circuit:**



## Layout Notice:

www.DataSheet4U.com

Note 1. Please keep the capacitor between VDD and GND as close as possible. Noisy IC VDD may trigger UVLO or causes EOS (Electrical Over Stress). Fig. D is an example of making shortest traces between VDD and GND. The layout traces are under the IC.







Fig. D

#### Order Information:









2006/07/04