

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

# AC LINE FREQUENCY DIVIDERS

July 2000

### **RED SERIES**

**RED 5/6** Divide by 5 or 6 RED 50/60 Divide by 50 or 60 Divide by 100 or 120 RED 100/120 RED 300/360 Divide by 300 or 360 RED 500/600 Divide by 500 or 600 RED 3000/3600 Divide by 3000 or 3600

#### **FEATURES:**

- Clock input pulse shaper accepts 50Hz/60Hz sine wave directly
- · Fully static counter operation
- +4.5V to +15V operation (VDD VSS)
- Low power dissipation
- High noise immunity
- Reset
- Input Enable
- 50Hz/60Hz division select input
- Output low power TTL compatible at +4.5V operation
- Square Wave Output (except for ÷ 5)
- RED x/y (DIP); RED x/y-S (SOIC) See Figure 1

# **APPLICATION:**

Time base generator from either 50Hz or 60Hz line frequency to produce:

10 pulses per second	(RED 5/6)
1 pulse per second	(RED 50/60)
1 pulse per 2 seconds	(RED 100/120)
1 pulse per .1 minute	(RED 300/360)
1 pulse per 10 seconds	(RED 500/600)
1 pulse per minute	(RED 3000/3600)

# **DESCRIPTION OF OPERATION:**

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is High and the Reset signal is Low. When the Enable signal is Low the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable Low. A High Reset signal clears the counter to zero count.


Depending on the device used, a Low on the Division Select input will cause a Divide by 6, 60, 120, 360, 600 or 3600. A High on the Division Select will cause a Divide by 5, 50, 100, 300, 500 or 3000.

All outputs are 50% duty cycle except RED 5, where output is low for two clocks and high for three clocks.

# **CLOCK INPUT**

If input signals are less than the Vss or greater than VDD, a series input resistor should be used to limit the maximum input current to 2 mA.

# **PIN ASSIGNMENT - TOP VIEW**



### **MARKING AS FOLLOWS:**

**MARKING** 

RED 5/6	RED 6
RED 50/60	RED 60
RED 100/120	RED 120
RED 300/360	RED 360
RED 500/600	<b>RED 600</b>
RED 3000/3600	RED 3600

# **MAXIMUM RATINGS:**

PARAMETER S	YMBOL	VALUE	UNIT
Storage Temperature	Tstg	-65 to +150	°C
Operating Temperature	e TA	-40 to +85	°С
DC Supply Voltage	(VDD-Vss)	+18	V
Voltage at any input	VIN	Vss3 to VDD +.3	V

### **ENABLE SIGNAL TIMING**

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered. To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.

> The information included herein is believed to be accurate and reliable. However, LSI Computer Systems. Inc. assumes no responsibilities for inaccuracies, nor for infringements of patent rights of others which may result from its use.

ECTRICAL CHARACTERISTICS	<b>5:</b> (TA = 25° u	unless c	otherwise s	specified)	Clock Rise and Fall Time:	<b>V</b> DD 5V		MAX mum Limit	UNITS -
EST CONDITIONS: Vss = O					0	10V		mum Limit	-
Output (	Capacitance	Load	= 15 pF		Clock Frequency	5V	DC	600	kHz
Input Ri	se and Fall lock Rise a	times :	= 20 ns, I times			10V	DC	1200	kHz
nput Capacitance = 5pF max	(any input)				Input Clock Pulse Width	5V	800	-	ns
Quiescent Device Current	<b>V</b> dd 5V	Min -	<b>Max</b> 10	<b>Units</b> uA		10V	400	-	ns
	10V	-	20	uA	Output Rise and Fall Time	5V	-	225	ns
utput Voltage, Low Level	5V	-	0.0	V		10V	-	150	ns
High Level	10V 5V	- 4.99	0.0	V V	Propagation Delay to Output	5V	_	1500	ns
_	10V	9.99	-	V	. ropagation boldy to output	10V	-	750	ns
lock Input Voltage, Low Leve	el 5V 10V	-	1 2	V V	Enoble Cat Time	5V		200	<b>n</b> -
High Leve		4	-	V	Enable Set-up Time	5V 10V	-	300 150	ns ns
_	10V	8	-	V					
put Noise Immunity (except clo (Low and High)	ck) 5V 10V	1.5 3.0	-	V V	Reset Pulse Width	5V	800	-	ns
Output Drive Current		5.0		v		10V	400	-	ns
N Channel Sink Curre		0.18	-	mA m ^	Reset Removal Time	5V	-	1200	ns
mp. (Vout - Vss +.4v) nge	10V	0.45	-	mA		10V	-	600	ns
P Channel Sink Curre	-	0.3	-	mA	Reset Propagation Delay	5V	_	1400	ns
(Vout - VDD -1)	10V	0.75	-	mA	to Output	10V	-	700	ns
i i i i i i i i i i i i i i i i i i i	R			, - CL,	DIVISION SELECT $7$ +4.5V to +15V $-8$ GND $-3$	VDD vss		→ DS	
Ē	R			, - CL,	+4.5V to +15V	1		→ DS	
RED 5/6,50/60,	R				+4.5V to +15V - 8 GND - 3	1	1	<b>D</b> S D5/6	
RED 5/6,50/60,					+4.5V to +15V - 8 GND - 3	1		D5/6	
RED 5/6,50/60, 300/360.3000/3600 DS	CL1	3 BIT		CL2	+4.5V to +15V — 8  GND — 3  N/C — 4	1		D5/6	
RED 5/6,50/60, 300/360.3000/3600 DS CL 3 BIT JOHNSON		3 BIT JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4	1		D5/6	00
RED. 5/6,50/60,	CL1	JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60	00
RED 5/6,50/60, 300/360.3000/3600 DS CL 3 BIT JOHNSON	CL1	JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60	00
RED 5/6,50/60, 300/360.3000/3600 DS CL 3 BIT JOHNSON	CL1	JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60	00
RED 5/6,50/60, 300/360.3000/3600 DS CL 3 BIT JOHNSON	CL1	JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60	00
RED 5/6,50/60, 300/360,3000/3600  DS  CL  3 BIT JOHNSON +5/6	CL1	JOHNS		<b>→</b> 3	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60 D3000/360	00
RED. 5/6, 50/60, 3000/3600  CL  3 BIT JOHNSON +5/6  R  RED. 100/120  DS	CL1 CL1	JOHNS ÷10		CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60 D3000/360	00
RED. 5/6, 50/60, 300/3600  CL 3 BIT JOHNSON +5/6  R RED. 100/120  DS  CL 3 BIT JOHNSON +5/6	CL1	JOHNS ÷10	т	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT — CL3 5 BIT OHNSON — CL3 JOHNSON	1		D5/6 D50/60 D3000/360	00
RED 5/6,50/60, 300/360,3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS	CL1 CL1	JOHNS ÷10	T NSON	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  B BIT OHNSON +6  CL3 5 BIT JOHNSON +10	1		D5/6 D50/60 D3000/360	00
RED. 5/6, 50/60, 3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED. 100/120  DS  CL  3 BIT JOHNSON	CL1 CL1	JOHNS ÷10	T NSON	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT	1		D5/6 D50/60 D3000/360	00
RED. 5/6, 50/60, 300/3600  TOS  CL  3 BIT JOHNSON +5/6  R  RED. 100/120  DS  CL  3 BIT JOHNSON +5/6	CL1 CL1	JOHNS ÷10	T NSON	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT	1		D5/6 D50/60 D3000/360	00
RED 5/6,50/60,3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS  CL  3 BIT JOHNSON	CL1 CL1	JOHNS ÷10	T NSON	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT	1		D5/6 D50/60 D3000/360	00
RED. 5/6, 50/60, 300/3600  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS  CL  3 BIT JOHNSON +5/6	CL1 CL1	JOHNS ÷10	T NSON	CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT	1		D5/6 D50/60 D3000/360	00
RED 5/6,50/60, 300/360,3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS  CL  3 BIT JOHNSON +5/6	CL1 CL1 CL1	JOHNS ÷10	T NSON	CL2  CL2  CL2	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT +2	1		D5/6 D50/60 D3000/360	00
RED 5/6,50/60, 300/360,3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS  CL  3 BIT JOHNSON +5/6	CL1 CL1	5 Bi John +1	T NSON O	CL2 CL2 5	+4.5V to +15V — 8  GND — 3  N/C — 4  BBIT OHNSON +6  1 BIT +2  BIT	1		D5/6 D50/60 D3000/360	00
RED 5/6,50/60, 300/360,3000/3600  DS  CL  3 BIT JOHNSON +5/6  R  RED 100/120  DS  CL  3 BIT JOHNSON +5/6  R  RED 500/600  DS	CL1 CL1 CL1	5 Bi JOHN ÷1	T NSON O	CL2 CL2 CL2 5	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  1 BIT +2	1		D5/6 D50/60 D3000/360	
RED. 5/6, 50/60, 300/3600  CL  3 BIT JOHNSON +5/6  R  RED. 500/600  DS  CL  3 BIT JOHNSON +5/6  R  RED. 500/600  DS  CL  3 BIT JOHNSON +5/6	CL1 CL1	5 BI JOHN 5 JOHN JOHN JOHN	T NSON O	CL2 CL2 5	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  BIT OHNSON  BIT OHNSON	1		D5/6 D50/60 D3000/360 D300/360	
RED. 5/6, 50/60, 300/3600  CL  3 BIT JOHNSON +5/6  R  RED. 500/600 DS  CL  3 BIT JOHNSON +5/6	CL1 CL1	5 BI JOHN 5 JOHN JOHN JOHN	T NSON O	CL2 CL2 5	+4.5V to +15V — 8  GND — 3  N/C — 4  3 BIT OHNSON +6  BIT OHNSON  BIT OHNSON	vss		D5/6 D50/60 D3000/360 D300/360	