

128K x 32 SRAM MODULE

PUMA 2S4000-70/85/10/12

Issue 4.1: June 1996

Description

The PUMA2S4000 is a 4Mbit static RAM organised as 128K x 32 in a 66 pin PGA package with access times of 70ns, 85ns,100ns or 120ns. It has a user configurable output width and completely static operation. It has a low power standby mode and is 3.0V battery back-up compatible with 4 write enables and 4 chip selects. The package includes on board decoupling capacitors and is suitable for thermal ladder operations.

It may be screened in accordance with MIL-STD-883.

4,194,304 bit CMOS Static RAM

Features


Fast Access times of 70/85/100/120 ns.
Pin grid array gives 2:1 improvement over DIL.
User Configurable as 8 / 16 / 32 bit wide output.
Operating Power 109 / 206 / 400 mW (max.)
Low Power Standby 8.8 mW (max.) -L Version
3.0V Battery Back-up Capability.

Package Suitable for Thermal Ladder Applications. On board decoupling capacitors.

Completly Static Operation.

May be screened in accordance with MIL-STD-883

Block Diagram



Pin Definition

(1) (2) (2) (2) (3) (4) (5) (6) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7	3 4 9 5 9 5 9 4 9 4 9 4 9 5 9 5 9 5 9 5 9	\$\footnote{\pi} \footnote{\pi} \foo	(6) 25 (6) 26 (8) 28 (8) 28 (6) 26 (7) 26 (8) 28 (8	
--	---	--	--	--

Pin Functions

A0 - A16 Address Inputs D0 - D31 Data Inputs/Outputs CS1-4 Chip Select OE **Output Enable** WE1-4 Write Enable NC No Connect Power (+5V) V_{cc} GND Ground

■ 6353379 0002789 499 **■**

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)		
Voltage on any pin relative to V _{ss} ⁽²⁾	V _T	-0.5V to +7 V
Power Dissipation	P _T	4 W
Storage Temperature	T _{STG}	-55 to +150 °C

Notes

- (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Pulse width: -3.0V for less than 50ns.

Recommended Operating Conditions										
Parameter	Symbol	min	typ	max	units					
Supply Voltage	V _{cc}	4.5	5.0	5.5	V					
Input High Voltage	V_{IH}	2.2	-	5.8	V					
Input Low Voltage	V _{IL}	-0.3	-	0.8	V					
Operating Temperature	TA	0	-	70	·c					
	TAI	-40	-	85	°C (Suffix I)					
	T_{AM}	-55	-	125	°C (Suffix M, MB)					

DC Electrical Characteristics (V _∞ =5V±10%,T _x =-55°C to +125°C)												
Parameter		ymbol	Test Condition	min	typ ⁽¹⁾	max	Unit					
Input Leakage Current A	ddress, OE	l _{u1}	V _{IN} = 0V to V _{CC}	-4	-	4	μA					
Output Leakage Current	8 bit	I_{LO}	$\overline{CS}^{(2)} = V_{IH}$ or $\overline{OE} = V_{IH}$, $V_{VO} = 0V$ to V_{CC}	-4	-	4	μA					
Average Supply Current	32 bit	I_{CC32}	Minimum cycle, $V_{IN} = V_{IL}$ or V_{IH}	-	-	400	mA					
	16 bit	I _{CC16}	As above	-	-	206	mA					
	8 bit	I_{CC8}	As above	-	_	109	mA					
Standby Supply Current	TTL levels	I _{SB1}	CS ⁽²⁾ = V _{IH} , I/P's static	-	-	12	mΑ					
	-L Version	I _{SB2}	$\overline{\text{CS}}^{(2)} \ge V_{\text{CC}}$ -0.2V, 0.2V $\ge V_{\text{IN}} \ge V_{\text{CC}}$ -0.2V	-	-	1.6	mA					
Output Voltage Low		V_{OL}	I _{OL} = 2.1 mA	_	-	0.4	٧					
Output Voltage High		V _{OH}	I _{OH} = -1.0 mA	2.4	-	-	٧					

Notes: (1) Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance (V _{cc} =5V±10%,T _A =25°C) Note: These parameters are calculated and not measured.										
Parameter		Symbol	Test Condition	typ	max	Unit				
Input Capacitance		C _{IN1}	V _{IN} =0V	-	42	pF				
	WE1-4, CS1-4	C _{IN2}	$V_{IN}^{IN}=0V$	-	18	pF				
I/O Capacitance	D0-31	C"/o	V _{1/0} =0V	-	50	pF				

Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121

Tel: 619.271.4565 Fax: 619.271.6058

Operating Modes


The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S4000.

Mode	CS	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	х	_{SB1} , _{SB2}	High Z	Power Down
Output Disable	0	1	1	I _{cc}	High Z	
Read	0	0	1	I _{cc}	D _{out}	Read Cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$

Note: $\overline{\text{CS}}$ is accessed through $\overline{\text{CS1-4}}$, and $\overline{\text{WE}}$ is accessed through $\overline{\text{WE1-4}}$. For correct operation, $\overline{\text{CS1-4}}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. $\overline{\text{WE1-4}}$ must also be operated in the same manner.

Low V _{cc} Data Retention Chare	cteristic	s - L Version Only (T _x =-55°C to +	125°C)			
Parameter	Symbol	Test Condition	min	typ	max	Unit
V _{cc} for Data Retention	V _{DR}	<u>CS</u> ≥ V _{cc} -0.2V	2.0	_	-	V
Data Retention Current	ICCDR	$V_{CC} = 3.0V, \overline{CS} \ge V_{CC} - 0.2V, V_{IN} > 0V$	-	-	2.4	mA
Chip Deselect to Data Retention	ı t _{cdr}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	5	-	-	ms




	ADED	ATIMO	AANDI	
AC	OPER	AIING	CONDIT	IONS

_		7	70	ε	35	1	0	1	2	
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	70	-	85	-	100	-	120	-	ns
Address Access Time	t _{AA}	-	70	-	85	-	100	-	120	ns
Chip Select Access Time	t _{ACS}	-	70	-	85	-	100	-	120	ns
Output Enable to Output Valid	t _{oe}	-	35	-	45	-	50	-	60	ns
Output Hold from Address Change	t _{oh}	5	-	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	t _{cLZ}	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	touz	5	-	5	-	5	-	5	-	ns
Chip Deselection to Output in High	Z ⁽³⁾ t _{CHZ}	0	35	0	35	0	35	0	45	ns
Output Disable to Output in High Z [©]		0	30	0	30	0	35	0	45	ns

		7	0	ε	35	1	0	12			
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit	
Vrite Cycle Time	t _{wc}	70	-	85	-	100	-	120	-	ns	
Chip Selection to End of Write	t _{cw}	50	-	75	-	90	-	100	-	ns	
Address Valid to End of Write	t _{aw}	50	-	75	-	90	-	100	-	ns	
Address Setup Time	t _{as}	0	-	0	-	0	-	0	-	ns	
Vrite Pulse Width	t _{we}	45	-	60	-	70	-	70	-	ns	
Vrite Recovery Time	t _{wa}	10	-	10	-	10	-	10	-	ns	
Vrite to Output in High Z	t _{wHZ}	0	30	0	30	0	35	0	40	ns	
Data to Write Time Overlap	t _{ow}	30	-	35	-	40	-	45	-	ns	
Data Hold from Write Time	t _{on}	0	-	0	-	0	-	0	-	ns	
Output Active from End of Write		5	_	5	-	10	-	10	-	ns	


Read Cycle Timing Waveform (1,2)



Notes:

- (1) WE1-4 is High for Read Cycle.
- (2) Address valid prior to or coincident with CS1-4 transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform




Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121


Tel: 619.271.4565 Fax: 619.271.6058

■ 6353379 0002793 91T **■**

Write Cycle No.2 Timing Waveform (5)



Low V_{cc} Data Retention Timing Waveform




AC Characteristics Notes

- (1) A write occurs during the overlap (twe) of a low CS and a low WE.
- (2) t_{wn} is measured from the earlier of CS or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. ($\overline{OE}=V_{\parallel}$)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

■ 6353379 0002794 856 **■**

PACKAGE DETAILS

66 PIN PGA Dimensions in mm (inches).



SCREENING

Military Screening Procedure

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

MB MULTICHIP MODULE SCREENING FLOW							
SCREEN	TEST METHOD	LEVEL					
Visual and Mechanical		C MISS & DETAINMENT ()					
Internal visual Temperature cycle Constant acceleration	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (10,000g)	100% 100% 100%					
Burn-In							
Pre-Burn-in electrical Burn-in	Per applicable device specifications at T _A =+25°C Method 1015,Condition D,T _A =+125°C,160hrs min	100% 100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%					
Functional	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Switching (ac)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Percent Defective allowable (PDA)	Calculated at post burn-in at T _A =+25°C	10%					
Hermeticity	1014	 					
Fine	Condition A	100%					
Gross	Condition C	100%					
Quality Conformance	Per applicable Device Specification	Sample					
External Visual	2009 Per vendor or customer specification	100%					

■ 6353379 0002795 ?92 **■**



ORDERING INFORMATION

