

HN27C1024H Series

1M (64K x 16-bit) UV and OTP EPROM

■ DESCRIPTION

The Hitachi HN27C1024H is a 1-Megabit Ultraviolet Erasable and One-Time Programmable Electrically Programmable Read Only Memory organized as 65,536 x 16-bits.


The HN27C1024H features fast address access times of 85, 100, 120 and 150 ns and low power dissipation. This combination makes the HN27C1024H suitable for high speed 16 and 32-bit microcomputer systems. The HN27C1024H offers high speed programming using page programming mode.

Hitachi's HN27C1024H is offered in JEDEC-Standard Word-Wide EPROM pinouts in 40-pin Ceramic DIP and 44-lead Ceramic and Plastic LCC packages. This allows socket replacement with Mask ROMs.

The Ceramic DIP and Ceramic LCC packages are erasable by exposure to Ultraviolet light. The PLCC packaged device is One-Time Programmable and once programmed, can not be rewritten.

■ FEATURES

- Fast Access Times:
85 ns/100 ns/120 ns/150 ns (max)
- Single Power Supply:
 $V_{CC} = 5 V \pm 10\%$
- Low Power Dissipation:
Active Mode: 60 mW/MHz (typ)
Standby Mode: 25 mA (max)
- High Speed Page and Word Programming:
Page Programming Time: 14 sec (typ)
- Programming Power Supply:
 $V_{PP} = 12.5 V \pm 0.3 V$
- Pin Arrangement:
JEDEC Standard Word-Wide EPROM
Mask ROM Compatible
- Packages:
40-pin Ceramic DIP
44-lead Ceramic LCC
44-lead PLCC




■ ORDERING INFORMATION

Type No.	Access Time	Package
HN27C1024HG-85	85 ns	40-pin Ceramic DIP (DG-40A)
HN27C1024HG-10	100 ns	
HN27C1024HG-12	120 ns	
HN27C1024HG-15	150 ns	
HN27C1024HCC-85	85 ns	44-lead Ceramic LCC (CC-44)
HN27C1024HCC-10	100 ns	
HN27C1024HCC-12	120 ns	
HN27C1024HCC-15	150 ns	
HN27C1024HCP-10	100 ns	44-lead PLCC (CP-44)
HN27C1024HCP-12	120 ns	
HN27C1024HCP-15	150 ns	

4496203 0025383 669 ■ HITACHI

■ PIN ARRANGEMENT




■ PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₅	Address
I/O ₀ - I/O ₁₅	Input/Output
CE	Chip Enable
OE	Output Enable
V _{CC}	Power Supply
V _{PP}	Programming Supply
V _{SS}	Ground
PGM	Programming Enable
NC	No Connection



■ BLOCK DIAGRAM



■ MODE SELECTION

Mode	V _{PP}	V _{CC}	\overline{CE}	\overline{OE}	PGM	A ₉	I/O
Read	V _{CC}	V _{CC}	V _{IL}	V _{IL}	V _{IH}	X ¹	D _{OUT}
Output Disable	V _{CC}	V _{CC}	V _{IL}	V _{IH}	V _{IH}	X	High-Z
Standby	V _{CC}	V _{CC}	V _{IH}	X	X	X	High-Z
Program	V _{PP}	V _{CC}	V _{IL}	V _{IH}	V _{IL}	X	D _{IN}
Program Verify	V _{PP}	V _{CC}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}
Page Data Latch	V _{PP}	V _{CC}	V _{IH}	V _{IL}	V _{IH}	X	D _{IN}
Page Program	V _{PP}	V _{CC}	V _{IH}	V _{IH}	V _{IL}	X	High-Z
Program Inhibit	V _{CC}	V _{CC}	V _{IL}	V _{IL}	V _{IL}	X	High-Z
	V _{PP}	V _{CC}	V _{IL}	V _{IH}	V _{IH}	X	High-Z
	V _{PP}	V _{CC}	V _{IH}	V _{IL}	V _{IL}	X	High-Z
	V _{PP}	V _{CC}	V _{IH}	V _{IH}	V _{IH}	X	High-Z
Identifier	V _{CC}	V _{CC}	V _{IL}	V _{IL}	V _{IH}	V _H	ID

- Notes: 1. X = Don't Care. V_{PP} = 0 V to V_{CC}.
 2. 11.5 V ≤ V_H ≤ 12.5 V

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.6 to +7.0	V
Programming Voltage ¹	V _{PP}	-0.6 to +13.5	V
All Input and Output Voltage ^{1,2}	V _{IN} , V _{OUT}	-0.6 to +7.0	V
A ₃ and OE Voltage ²	V _{ID}	-0.6 to +13.0	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range ³	T _{STG}	-65 to +125 ⁴ -55 to +125 ⁵	°C
Storage Temperature Under Bias	T _{BIAS}	0 to +80	°C

- Notes: 1. Relative to V_{SS}.
 2. V_{IN}, V_{OUT}, and V_{ID} min = -2.0V for pulse width ≤ 20 ns.
 3. Device storage temperature range before programming.
 4. HN27C1024HG and HN27C1024HCC.
 5. HN27C1024HCP.

■ CAPACITANCE (T_a = 25°C, f = 1MHz)

Item	Symbol	HN27C1024HG/HCC		HN27C1024HCP		Unit	Test Condition
		Min.	Max.	Min.	Max.		
Input Capacitance	C _{IN}	-	12	-	6	pF	V _{IN} = 0V
Output Capacitance	C _{OUT}	-	15	-	12	pF	V _{OUT} = 0V

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(V_{CC} = 5V ± 10%, V_{PP} = V_{SS} to V_{CC}, T_a = 0 to 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I _{LI}	-	-	2	μA	V _{IN} = 5.5 V
Output Leakage Current	I _{LO}	-	-	2	μA	V _{OUT} = 5.5 V/0.45 V
Operating V _{CC} Current	I _{CC1}	-	-	50	mA	I _{OUT} = 0 mA, CE = V _{IL}
	I _{CC2}	-	-	100	mA	I _{OUT} = 0 mA, f = 10 MHz
	I _{CC3}	-	-	25	mA	I _{OUT} = 0 mA, f = 1 MHz
Standby V _{CC} Current	I _{SB}	-	-	25	mA	CE = V _{IH}
V _{PP} Current	I _{PP1}	-	1	20	μA	V _{PP} = 5.5 V
Input Voltage	V _{IH}	2.2	-	V _{CC} + 1 ²	V	
	V _{IL}	-0.3 ¹	-	0.8	V	
Output Voltage	V _{OH}	2.4	-	-	V	I _{OH} = -400 μA
	V _{OL}	-	-	0.45	V	I _{OL} = 2.1 mA

- Notes: 1. V_{IL} min = -1.0 V for pulse width ≤ 50 ns.
 2. V_{IH} max = V_{CC} + 1.5 V for pulse width ≤ 20 ns.
 If V_{IH} is over the specified maximum value, Read operation can not be guaranteed.

4

AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5V \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to $70^\circ C$)


Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V/2.0 V

Item	Symbol	-85		-10		-12		-15		Unit	Test Condition
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Address Access Time	t_{ACC}	-	85	-	100	-	120	-	150	ns	$\overline{CE} = \overline{OE} = V_{IL}$
Chip Enable Access Time	t_{CE}	-	85	-	100	-	120	-	150	ns	$\overline{OE} = V_{IL}$
Output Enable Access Time	t_{OE}	-	45	-	50	-	60	-	60	ns	$\overline{CE} = V_{IL}$
Output Disable to High-Z ¹	t_{DF}	0	30	0	50	0	50	0	50	ns	$\overline{CE} = V_{IL}$
Output Hold to Address Change	t_{OH}	0	-	0	-	0	-	0	-	ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.

READ TIMING WAVEFORM



(TD.R.HN27C1024H)

■ DC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS

($V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}$, $V_{PP} = 12.5\text{ V} \pm 0.3\text{ V}$, $T_a = 25\text{ }^\circ\text{C} \pm 5\text{ }^\circ\text{C}$)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	-	2	μA	$V_{IN} = 6.5\text{ V} / 0.45\text{ V}$
Operating V_{CC} Current	I_{CC}	-	-	50	mA	
Operating V_{PP} Current	I_{PP}	-	-	40	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
Input Voltage ³	V_{IH}	2.2	-	$V_{CC} + .5$ ⁶	V	
	V_{IL}	-0.1 ⁵	-	0.8	V	
Output Voltage	V_{OH}	2.4	-	-	V	$I_{OH} = -400\text{ }\mu\text{A}$
	V_{OL}	-	-	0.45	V	$I_{OH} = 2.1\text{ mA}$

- Notes:
1. V_{CC} must be applied before V_{PP} and removed after V_{PP} .
 2. V_{PP} must not exceed 13 V, including overshoot.
 3. Device reliability may be adversely affected if the device is installed or removed while $V_{PP} = 12.5\text{ V}$.
 4. Do not change V_{PP} from V_{IL} to 12.5 V or 12.5 V to V_{IL} when $\overline{CE} = \text{low}$.
 5. V_{IL} min = -0.6 V for pulse width $\leq 20\text{ ns}$.
 6. If V_{IH} is over the specified maximum value, programming operation can not be guaranteed.

■ AC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING OPERATIONS

($V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$)

Test Conditions


- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: $\leq 20 \text{ ns}$
- Reference levels for measuring timing: 0.8 V / 2.0V

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Address Setup Time	t_{AS}	2	-	-	μs	
Address Hold Time	t_{AH}	0	-	-	μs	
Data Setup Time	t_{DS}	2	-	-	μs	
Data Hold Time	t_{DH}	2	-	-	μs	
Chip Enable Setup Time	t_{CES}	2	-	-	μs	
V_{PP} Setup Time	t_{VPS}	2	-	-	μs	
V_{CC} Setup Time	t_{VCS}	2	-	-	μs	
Output Enable Setup Time	t_{OES}	2	-	-	μs	
Output Disable Time	t_{DF}	0	-	130	ns	
$\overline{\text{PGM}}$ Initial Programming Pulse Width	t_{PW}	0.19	0.20	0.21	ms	
$\overline{\text{PGM}}$ Overprogramming Pulse Width	t_{OPW}	0.19	-	5.25	ms	
Data Valid from Output Enable Time	t_{OE}	0	-	150	ns	
Output Enable Pulse During Data Latch	t_{LW}	1	-	-	μs	
Output Enable Hold Time	t_{OEH}	2	-	-	μs	
Chip Enable Hold Time	t_{CEH}	2	-	-	μs	
$\overline{\text{PGM}}$ Setup Time	t_{PGMS}	2	-	-	μs	

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.


■ PAGE PROGRAMMING FLOWCHART

The Hitachi HN27C1024H can be programmed with the high performance Page Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.



(FC.PP.HN27C1024H)


■ PAGE PROGRAMMING TIMING WAVEFORM



(TD.PP.HN27C1024H)

■ WORD PROGRAMMING FLOWCHART


The Hitachi HN27C1024H can be programmed with the high performance Word Programming algorithm shown in the following flowchart. This algorithm provides a fast programming time without voltage stress to the device or deterioration in reliability of programmed data.



(FC.P.HN27C1024H)



■ WORD PROGRAMMING TIMING WAVEFORM



(TD.P.HN27C1024H)

■ **ERASING THE HN27C1024H**

The Hitachi HN27C1024H Ceramic DIP and Ceramic LCC packages allow these devices to be erased by exposure to ultraviolet light of 2537Å. All of the data is changed to "1" after this erasure procedure. The minimum integrated dose (UV intensity x exposure time) for erasure is 15 W-sec/cm².

■ **DEVICE IDENTIFIER MODE DESCRIPTION**

The Device Identifier Mode allows binary codes to be read from the outputs that identify the manufacturer and the type of device. Using this mode with programming equipment, the device will automatically match its own erase and programming algorithm.


■ **HN27C1024H SERIES IDENTIFIER CODE**

Identifier	A ₀	I/O ₈ -I/O ₁₅	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Hex Data
Manufacturer Code	V _{IL}	X	0	0	0	0	0	1	1	1	07
Device Code	V _{IH}	X	1	0	1	1	1	0	1	0	BA

- Notes:
1. V_{CC} = 5.0 V ± 10%
 2. A_S = 12.0 V ± 0.5V
 3. A₁-A₈, A₁₀-A₁₅, CE, OE = V_{IL}, PGM = V_{IH}
 4. X = Don't Care

■ **HN27C1024HCP RECOMMENDED SCREENING CONDITIONS**

Before mounting the HN27C1024HCP package, please make the following screening (baking without bias) shown below:



(RSC.EPROM)