# Rad-Hard 16 Channel CMOS Analog Multiplexer with High-Z Analog I nput Protection 

## HS-1840ARH, HS-1840BRH

The HS-1840ARH, HS-1840BRH are radiation hardened, monolithic 16 channel multiplexers constructed with the Intersil Rad-Hard Silicon Gate, bonded wafer, Dielectric Isolation process. They are designed to provide a high input impedance to the analog source if device power fails (open), or the analog signal voltage inadvertently exceeds the supply by up to $\pm 35 \mathrm{~V}$, regardless of whether the device is powered on or off. Excellent for use in redundant applications, since the secondary device can be operated in a standby unpowered mode affording no additional power drain. More significantly, a very high impedance exists between the active and inactive devices preventing any interaction. One of sixteen channel selections is controlled by a 4-bit binary address plus an Enable-Inhibit input which conveniently controls the ON/OFF operation of several multiplexers in a system. All inputs have electrostatic discharge protection. The HS-1840ARH, HS-1840BRH are processed and screened in full compliance with MIL-PRF-38535 and QML standards. The devices are available in a 28 Ld SBDIP and a 28 Ld Ceramic Flatpack.
Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed here must be used when ordering.

Detailed Electrical Specifications for these devices are contained in SMD 5962-95630. A "hot-link" is provided on our homepage for downloading. http:/ / www.intersil.com/ spacedefense/ space.htm

## Features

- Electrically Screened to SMD \# 5962-95630
- QML Qualified per MIL-PRF-38535 Requirements
- Pin-to-Pin for Intersil's HS-1840RH and HS-1840/883S
- Improved Radiation Performance
- Gamma Dose ( $\gamma$ ) $3 \times 10^{5}$ RAD(Si)
- Improved rDS(ON) Linearity
- Improved Access Time 1.5 $\mathbf{~ s}$ (Max) Over Temp and Post Rad
- High Analog Input Impedance 500M $\Omega$ During Power Loss (Open)
- $\pm 35 \mathrm{~V}$ Input Overvoltage Protection (Power On or Off)
- Dielectrically Isolated Device Islands
- Excellent in Hi-Rel Redundant Systems
- Break-Before-Make Switching
- No Latch-Up


## Ordering I nformation

| ORDERING <br> NUMBER | INTERNAL <br> MKT. NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PART <br> MARKI NG NO. |  |
| :--- | :--- | :--- | :--- | :--- |
| P962F9563002QXC | HS1-1840ARH-8 | -55 to +125 | Q 5962F95 63002QXC | 28 Ld SBDIP |
| 5962F9563002QYC | HS9-1840ARH-8 | -55 to +125 | Q 5962F95 63002QYC | 28 Ld Flatpack |
| 5962F9563002VXC | HS9-1840ARH-Q | -55 to +125 | Q 5962F95 63002VXC | 28 Ld SBDIP |
| 5962F9563002VYC | HS1-1840ARH/PROTO | -55 to +125 | Q 5962F95 63002VYC | 28 Ld Flatpack |
| HS1-1840ARH/PROTO | HS9-1840ARH/PROTO | -55 to +125 +125 | HS1- 1840ARH /PROTO | 28 Ld SBDIP |
| HS9-1840ARH/PROTO | HS1-1840ARH-T | -55 to +125 | Q 5962R95 63002TXC | 28 Ld SBDIP |
| HS1-1840ARH-T | HS0-1840ARH-Q | -55 to +125 |  |  |
| 5962F9563002V9A | HS1-1840BRH-8 | -55 to +125 | Q 5962F95 63003QXC | 28 Ld SBDIP |
| 5962F9563003QXC |  |  |  |  |

## Ordering I nformation (Continued)

| ORDERING NUMBER | I NTERNAL MKT. NUMBER | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PART <br> MARKI NG NO. | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| 5962F9563003QYC | HS9-1840BRH-8 | -55 to +125 | Q 5962F95 63003QYC | 28 Ld Flatpack |
| 5962F9563003VXC | HS1-1840BRH-Q | -55 to +125 | Q 5962F95 63003VXC | 28 Ld SBDIP |
| 5962F9563003VYC | HS9-1840BRH-Q | -55 to +125 | Q 5962F95 63003VYC | 28 Ld Flatpack |
| HS1-1840BRH/PROTO | HS1-1840BRH/PROTO | -55 to +125 | HS1- 1840BRH /PROTO | 28 Ld SBDIP |
| HS9-1840BRH/PROTO | HS9-1840BRH/PROTO | -55 to +125 | HS9-1840BRH /PROTO | 28 Ld Flatpack |
| 5962F9563003V9A | HS0-1840BRH-Q | -55 to +125 |  |  |

## Pin Configurations

| HS1-1840ARH, HS1-1840BRH ( 28 LD SBDI P) CDI P2-T28 TOP VIEW |  |
| :---: | :---: |
|  |  |
| + $\mathrm{V}_{5} 1$ | 28 OUT |
| NC 2 | $27-\mathrm{v}_{5}$ |
| nc 3 | 26 In 8 |
| IN 16 | 25 In 7 |
| IN 155 | 24 IN 6 |
| IN $14 \times$ | 23 In 5 |
| IN 137 | 22 In 4 |
| IN 128 | 21 ln 3 |
| IN 119 | 20 In 2 |
| IN 1010 | 19 IN 1 |
| IN 911 | 18 ENABLE |
| GND 12 | 17 ADDR A0 |
| $\left(+5 V_{S}\right) \mathrm{V}_{\text {REF }} 13$ | 16 ADDR A1 |
| ADDR A3 14 | 15 ADDR A2 |

HS9-1840ARH, HS9-1840BRH
( 28 LD FLATPACK) CDFP3-F28
TOP VIEW


## Functional Diagram



NOTE: MAI NSWITCH I NXX: SWI TCH ON, BODY TI ED TO SOURCE
SWITCH OFF, BODY TIED TO VCC-0.7V

TABLE 1. TRUTH TABLE

| A3 | A2 | A1 | A0 | $\overline{E N}$ | "ON" CHANNEL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | H | None |
| L | L | L | L | L | 1 |
| L | L | L | H | L | 2 |
| L | L | H | L | L | 3 |
| L | L | H | H | L | 4 |
| L | H | L | L | L | 5 |
| L | H | L | H | L | 6 |
| L | H | H | L | L | 7 |
| L | H | H | H | L | 8 |
| H | L | L | L | L | 9 |
| H | L | L | H | L | 10 |
| H | L | H | L | L | 11 |
| H | L | H | H | L | 12 |
| H | H | L | L | L | 13 |
| H | H | L | H | L | 14 |
| H | H | H | L | L | 15 |
| H | H | H | H | L | 16 |

## Burn-In/ Life Test Circuits


note:
$\mathrm{V}_{\mathrm{S}^{+}}=+15.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-15.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
$R=1 \mathrm{k} \Omega \pm 5 \%$.
$\mathrm{C}_{1}=\mathrm{C}_{2}=0.01 \mu \mathrm{~F} \pm 10 \%, 1$ EACH PER SOCKET, MINIMUM.
$\mathrm{D}_{1}=\mathrm{D}_{2}=1$ N4002, 1 EACH PER BOARD, MINIMUM.
INPUT SIGNALS:
SQUARE WAVE, $50 \%$ DUTY CYCLE, OV TO 15V PEAK $\pm 10 \%$.
F1 $=100 \mathrm{kHz} ; F 2=\mathrm{F} 1 / 2 ; F 3=\mathrm{F} 1 / 4 ; F 4=\mathrm{F} 1 / 8 ; F 5=F 1 / 16$.
FIGURE 1. DYNAMIC BURN-IN AND LIFE TEST CIRCUIT NOTES:

1. The above test circuits are utilized for all package types.
2. The Dynamic Test Circuit is utilized for all life testing.


NOTE:
$R=1 \mathrm{k} \Omega \pm 5 \%, 1 / 4 \mathrm{~W}$.
$\mathrm{C}_{1}=\mathrm{C}_{2}=0.01 \mu \mathrm{~F}$ MINIMUM, 1 EACH PER SOCKET, MINIMUM.
$\mathrm{V}_{\mathrm{S}^{+}}=15.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-15.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=15.5 \pm 0.5 \mathrm{~V}$

FI GURE 2. .STATIC BURN-I N TEST CIRCUIT

## I rradiation Circuit

HS-1840ARH, HS-1840BRH


NOTE:
3. All irradiation testing is performed in the 28 lead CERDIP package.

## Die Characteristics

DIE DI MENSI ONS:
( $2820 \mu \mathrm{~m} \times 4080 \mu \mathrm{~m} \times 483 \mu \mathrm{~m} \pm 25.4 \mu \mathrm{~m}$ )
111 mils $\times 161$ mils $\times 19$ mils $\pm 1 \mathrm{mil}$

## I NTERFACE MATERI ALS:

Glassivation:
Type: PSG (Phosphorus Silicon Glass)
Thickness: $8.0 \mathrm{k} \AA \pm 1 \mathrm{k} \AA$
Top Metallization:
Type: AISiCu
Thickness: $16.0 \mathrm{k} \AA \pm 2 \mathrm{k} \AA$
Backside Finish:
Silicon

ASSEMBLY RELATED I NFORMATI ON:
Substrate Potential:
Unbiased (DI)
ADDI TI ONAL I NFORMATI ON:
Worst Case Current Density:
Modified SEM
Transistor Count:
407
Process:
Radiation Hardened Silicon Gate,
Bonded Wafer, Dielectric Isolation

## Metallization Mask Layout

HS-1840ARH, HS-1840BRH


Ceramic Dual-In-Line Metal Seal Packages (SBDIP)


NOTES:
4. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
5. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
6. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
7. Corner leads ( $1, N, N / 2$, and $N / 2+1$ ) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
8. Dimension Q shall be measured from the seating plane to the base plane.
9. Measure dimension S1 at all four corners.
10. Measure dimension $S 2$ from the top of the ceramic body to the nearest metallization or lead.
11. N is the maximum number of terminal positions.
12. Braze fillets shall be concave.
13. Dimensioning and tolerancing per ANSI Y14.5M-1982.
14. Controlling dimension: INCH.

D28.6 MIL-STD-1835 CDIP2-T28 (D-10, CONFIGURATION C) 28 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.232 | - | 5.92 | - |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |
| D | - | 1.490 | - | 37.85 | - |
| E | 0.500 | 0.610 | 12.70 | 15.49 | - |
| e | 0.10 | BSC |  | BSC | - |
| eA | 0.60 | BSC |  | BSC | - |
| eA/2 | 0.30 | BSC |  | BSC | - |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 5 |
| S1 | 0.005 | - | 0.13 | - | 6 |
| S2 | 0.005 | - | 0.13 | - | 7 |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |
| aaa | - | 0.015 | - | 0.38 | - |
| bbb | - | 0.030 | - | 0.76 | - |
| CCC | - | 0.010 | - | 0.25 | - |
| M | - | 0.0015 | - | 0.038 | 2 |
| N | 28 |  | 28 |  | 8 |

For additional products, see www.intersil.com/product_tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

Ceramic Metal Seal Flatpack Packages (Flatpack)


NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension $Q$ shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch $(0.038 \mathrm{~mm})$ maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M-1982.
10. Controlling dimension: INCH.

K28.A MIL-STD-1835 CDFP3-F28 (F-11A, CONFIGURATION B) 28 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |  |
| A | 0.045 | 0.115 | 1.14 | 2.92 | - |  |  |  |  |  |  |
| b | 0.015 | 0.022 | 0.38 | 0.56 | - |  |  |  |  |  |  |
| b1 | 0.015 | 0.019 | 0.38 | 0.48 | - |  |  |  |  |  |  |
| c | 0.004 | 0.009 | 0.10 | 0.23 | - |  |  |  |  |  |  |
| c1 | 0.004 | 0.006 | 0.10 | 0.15 | - |  |  |  |  |  |  |
| D | - | 0.740 | - | 18.80 | 3 |  |  |  |  |  |  |
| E | 0.460 | 0.520 | 11.68 | 13.21 | - |  |  |  |  |  |  |
| E1 | - | 0.550 | - | 13.97 | 3 |  |  |  |  |  |  |
| E2 | 0.180 | - | 4.57 | - | - |  |  |  |  |  |  |
| E3 | 0.030 | - | 0.76 | - | 7 |  |  |  |  |  |  |
| e | 0.050 |  | BSC |  | 1.27 |  |  |  |  |  |  |
| k BSC | - |  |  |  |  |  |  |  |  |  |  |
| L | 0.008 | 0.015 | 0.20 | 0.38 | 2 |  |  |  |  |  |  |
| Q | 0.250 | 0.370 | 6.35 | 9.40 | - |  |  |  |  |  |  |
| S1 | 0.026 | 0.045 | 0.66 | 1.14 | 8 |  |  |  |  |  |  |
| M | - |  |  |  |  |  |  | 0.0015 | - | 0.04 | - |
| N | 28 |  |  |  |  |  |  |  | - | 6 |  |

Rev. 0 5/18/94


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

