GTL2000/GTL2002/ GTL2010

GND 1 48 G_{REF} 47 D_{REF} S_{REF} 2 GTL2002 S₁ 3 46 D₁ 45 D₂ S₂ 4 S₃ 5 44 D₃ 43 D₄ S₄ 6 GTL2010 S₅ 7 42 D₅ S₆ 8 41 D₆ S₇ 9 40 D₇ S₈ 10 39 D₈ S9 11 38 D₉ S₁₀ 12 37 D₁₀ 36 D₁₁ S₁₁ 13 35 D₁₂ S₁₂ 14 S₁₃ 15 34 D₁₃ S₁₄ 16 33 D₁₄ S₁₅ 17 32 D₁₅ S₁₆ 18 31 D₁₆ 30 D₁₇ S₁₇ 19

Features

No directional control required for bi-directional voltage translations

29 D₁₈

28 D₁₉

27 D₂₀

26 D₂₁

25 D₂₂

- Low 6.5 Ω R $_{\mbox{ON}}$ resistance between input and output pins (Sn/Dn)
- · 1.5 ns typical propagation delay

S₁₈ 20

S₁₉ 21

S₂₀ 22

S₂₁ 23


S₂₂ 24

- 7.5 pF channel off-state capacitance
- Very low 5 μA stand-by current
- No power supply required Will not latch up

Applications

- Any application that requires bi-directional or unidirectional voltage level translation from any voltage between 1.0 V & 5.0 V to any voltage between 1.0 V & 5.0 V
- The open drain construction with no directional control is ideal for bi-directional low voltage (e.g., 1.0 V, 1.2 V, 1.5 V, or 1.8 V) processor I²C port voltage level translation to legacy 3.3 V and/or 5.0 V I²C bus signal levels at speeds up to 3.4 MHz.
- Shifting processor sideband I/O signals from GTL / GTL+ voltage levels to LVTTL / TTL signal levels.

Bi-directional low voltage translators



Description

The Philips family of Gunning Transceiver Logic (GTL) Bi-Directional Low Voltage Translators are used for high-speed translation between different voltage levels with low ON-state resistance and minimal propagation delay. Unlike level shifting bus switches, which are limited to translation between two fixed voltages (e.g. 5 V and 3.3 V), the 22-bit GTL2000, 2-bit GTL2002, and 10-bit GTL2010 can translate any voltage between 1 V and 5 V to any other voltage between 1 V and 5 V.

The devices provide NMOS pass transistors (Sn and Dn pins) with a common gate (G_{REF} pin) and a reference transistor (S_{REF} and D_{REF} pins). When one of the Sn or Dn ports are low, the clamp is in the ON-state and the Sn and Dn ports are connected through a low ON-resistance connection. Assuming the higher voltage is applied on the Dn port:

- when the Dn port is high, the voltage on the Sn port is limited to the voltage set by S_{REF}
- when the Sn port is high, the Dn port is pulled to a higher voltage by a pull up resistor

This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control signals. All transistors have the same electrical characteristics and deviation from one output to another in voltage or propagation delay is minimal. This is a benefit over discrete transistor voltage translation. The translator's transistors also provide excellent ESD protection to lower voltage devices and protects less ESD resistant devices.

Ordering information

Package	Container	GTL2000	GTL2002	GTL2010
so	Tube	NA	GTL2002D	NA
	T&R	NA	GTL2002D-T	NA
SSOP	Tube	GTL2000DL	NA	NA
	T&R	GTL2000DL-T	NA	NA
TSSOP	Tube	GTL2000DGG	NA	GTL2010PW
	T&R	GTL2000DGG-T	GTL2002DP-T	GTL2010PW-T
HVQFN	T&R	NA	NA	GTL2010BS-T

In Europe and Asia, add ", 112" for tube orders and substitute ", 118" for "-T" for tape and reel orders (e.g., GTL2010PW, 112 and GTL2010PW, 118).




GTL2000/GTL2002/GTL2010

Bi-directional low voltage translators



Typical bi-directional voltage translation



Bi-directional voltage translation

For the bi-directional clamping configuration, the $\mathsf{G}_{\mathsf{REF}}$ input must be connected to D_{REF} and both pins must be pulled to high side V_{CC} through a pull-up resistor (typically 200 k Ω). A filter capacitor on D_{RFF} is recommended. The CPU output can be totem pole or open drain (pull up resistors may be required) and the chipset output can be totem pole or open drain (pull up resistors are required to pull the Dn outputs to V_{CC}). However, if either output is totem pole, data must be uni-directional or the outputs must be 3-stateable and the outputs must be controlled by some direction control mechanism to prevent high to low contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor ($S_{\mbox{\scriptsize REF}}$) is connected to the CPU power supply voltage. When $\mathsf{D}_{\mathsf{REF}}$ is connected through a 200 $k\Omega$ resistor to V_{CC} and S_{REF} is set between 1.0 V to V_{CC} – 1.5 V, the output of each Sn has a maximum output voltage equal to $\ensuremath{S_{\text{REF}}}$ and the output of each Dn has a maximum output voltage equal to the pull up resistor voltage (e.g., 3.3 V and/or 5 V).

Additional technical information can be found in Application Note AN10145 Bi-Directional Voltage Translators at:

www.semiconductors.philips.com/logic/support/appnotes/specialty



Down voltage translation only

The reference transistor is connected the same as for the bi-directional translation. Pull up resistors are required if the chipset I/O are open drain.

Up voltage translation only

The reference transistor is connected the same way as for the bi-directional translation. A pull-up resistor is required on the higher voltage side (Dn) to get the full high level, since the translator will only pass the reference source voltage (S_{REF}) as a high when doing an up translation. The driver on the lower voltage side only needs pull-up resistors if it is open drain.

Philips Semiconductors

Philips Semiconductors is a worldwide company with over 100 sales offices in more than 50 countries. For a complete up-to-date list of our sales offices please e-mail sales.addresses@www.semiconductors.philips.com.

A complete list will be sent to you automatically. You can also visit our website http://www.semiconductors.philips.com/sales

© Koninklijke Philips Electronics N.V. 2003

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: June 2003 document order number: 9397 750 11529