CHAPTER 6 INSTRUCTION SET

The instructions for the uPD7502 and uPD7503 are a subset of the uPD7500 SET A instructions.

6.1 Operand Format and Description

Operands are coded in the operand field of an instruction according to the format prescribed. For details of the operand format, refer to the assembler specifications.

addr	11-bit immediate data or label (uPD7502) 12-bit immediate data or label (uPD7503)
caddr	11-bit immediate data or label
addrl addr2 addr3	3, 4, 5, 6, BH, CH, EH, FH immediate data or label 3-bit immediate data or label (uPD7502) 4-bit immediate data or label (uPD7503) 0, 1, 4, 5, 6 immediate data or label
taddr1 taddr2	OCOH to OCFH immediate data or label ODOH to OFFH immediate data or label
mem	7-bit immediate data or label (uPD7502) 8-bit immediate data or label (uPD7503)
byte n4 n3	8-bit immediate data or label 4-bit immediate data or label 3-bit immediate data or label
bit	2-bit immediate data or label
pr	DL, DE, HL+, HL

6.2 Legend

A: Accumulator

D: D register

E: E register

H: H register

L: L register

DE: Register pair (DE)

DL: Register pair (DL)

HL: Register pair (HL)

pr: Register pair (DE, HL-, HL+, HL, DL)

SP: Stack pointer

PC: Program counter

PCn: Bit n of the program counter

C: Carry flag

PSW: Program status word

SIO: Shift register

MOD: Modulo register

CT: Count register

In: Immediate data for byte n4 or n3

Pn: Immediate data for addr, caddr, addr2, taddr1, or

taddr2

Bn: Immediate data for bit

Dn: Immediate data for mem, addrl, addr3, or addr4

Rn: Immediate data for pr

(xx): Data addressed by xx

xxH: Hexadecimal data

estan co

www.DataSheet4U.com

6.3 Instruction Execution Time

The instructions provided for the uPD7502 and uPD7503 are one or two byte long. One-byte instructions are executed in one machine cycle, and 2-byte instructions are executed in two machine cycles, with some exceptions. One machine cycle is equal to one cycle for system clock 6. When the RC oscillation frequency or CL1 input frequency is 200 kHz (when the operating voltage is 5 V), one machine cycle is 10 us.

When the skip condition for an instruction having the skip function is established, a skip takes place during one machine cycle, irrespective of whether the instruction to be skipped is a 1-byte or 2-byte instruction. In this case, the instruction execution time is one machine cycle longer than that required when no skip is performed.

St. J. S

THE CO.

6.4 Explanation of Instructions

The instructions are explained in terms of:

- (1) Instruction code (binary)
- ② Byte count
- 3 Machine cycle count
- 4 Function
- (5) Example
- 6 Note

6.4.1 Load/store instructions

LAI n4 (Load A with Immediate)

① Instruction code:



- ② Byte count: 1
- 3 Machine cycle count: 1
- ## Function: A ← n4 n4=1₃₋₀:0-FH
 ## Four-bit immediate data n4 is loaded into the accumulator. The instruction has a state of fact.

 ## When the same instruction

string effect. When the same instruction is coded more than once successively, the second and subsequent instructions are

processed as NOPs.

SON SON

www.DataSheet4U.com

(5) Example: Subroutines that add 1, 2, and 3 to the data at address Z in binary notation

(1) When ZAD1 is called

The value 1 is loaded into the accumulator by LAI 1, and the subsequent instructions (2) and (3) change to NOP, and 1 is added to the data at data memory address Z in binary.

(2) When ZAD2 is called

The value 2 is loaded into the accumulator by LAI 2, and instruction (3) changes to NOP, and 2 is added to the data at data memory address Z in binary.

(3) When ZAD3 is called

The value 3 is loaded into the accumulator by LAI 3, and 3 is added to the data at data memory address Z in binary.

in).of

LDI n4 (Load D with immediate)

① Instruction code:

													1			
	0	0	1	1	1	1	1	0	0	0	1	0	13	12	1	10
- 1																

- ② Byte count: 2
- Machine cycle count: 2
- 4 Function: D \leftarrow n4 n4= l_{3-0} :0-FH

 Four-bit immediate data n4 is loaded to the D register.

LEI n4 (Load E with Immediate)

1) Instruction code:




- 2 Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: $E \leftarrow n4$ $n4=I_{3-0}:0-FH$ Four-bit immediate data n4 is loaded to the E register.

SOLUTION SOL

LHI n4 (Load H with Immediate)

1 Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: $H \leftarrow n4$ $n4=I_{3-0}:0-FH$ Four-bit immediate data n4 is loaded in the H register.

LL! n4 (Load L with Immediate)

① Instruction code:



- 2 Byte count: 2
- 3 Machine cycle count: 2

LAM pr (Load A with Memory)

- ① Instruction code: 0 1 0 R₄ 0 0 R₁ R₀
- 2 Byte count: 1
- 3 Machine cycle count: 1 or 2 (when a skip is made)

100 S

4 Function: $A \leftarrow (pr)$

When pr=HL+: skip if L=O
When pr=HL-: skip if L=FH

pr	R ₄	R ₁	R _O
DL	0	0	0
DE	0	0	1
HL-	1	0	0
HL+	1	0	1
HL	1	1	0

The contents of the data memory location addressed by a register pair are loaded into the accumulator. If HL+ is specified for pr, the L register is incremented after data loading. If the result is O, the following instruction is skipped. If HL- is specified for pr, the the L register is decremented after data loading. If the result is FH, the following instruction is skipped.

Note: LAM HL-, LAM HL+, and LAM HL can be coded as
 LDS, LIS, and L, respectively (each having no operand).

LADR mem (Load A Direct): uPD7502

① Instruction code:

_									1								
	0	0	1	1	1	0	0	0		0	06	D ₅	D ₄	DЗ	D ₂	Dı	Do

- ② Byte count: 2
- 3 Machine cycle count: 2

ON DO

www.DataSheet4U.com

- ④ Function: A ← (mem) mem= D_{7-0} :00H-7FH

 The contents of the data memory location addressed by 7-bit immediate data mem are loaded into the accumulator.
- ⑤ Example: The data at memory address 6FH is loaded into the accumulator. LADR 6FH;A ← (6FH)

LADR mem (Load A Direct): uPD7503

(1) Instruction code:


0 0 1 1 1 0 0 0 D ₇ D ₆ D ₅ D ₄ D ₃ D ₂	2 D ₁ D ₀

- ② Byte count: 2
- 3 Machine cycle count: 2
- \P Function: A \longleftarrow (mem) mem=D₇₋₀:00H-DFH

 The contents of the data memory location addressed by 8-bit immediate data mem are loaded into the accumulator.

LDEI byte (Load DE with Immediate)

(1) Instruction code:



- 2 Byte count: 2
- 3 Machine cycle count: 2

LHL! byte (Load HL with Immediate)

① Instruction code:

-									
	0	1	0	0	1	1	1	0	17 16 15 14 13 12 11 10
- 1									

- ② Byte count: 2
- 3 Machine cycle count: 2

(5) Example:

```
12H ; *
LDHLI:
          LHLI
                  34H :SKIP *
          LHLI
                  56H ; SKIP SKIP *
          LHLI
                        :SKIP SKIP SKIP *
                  78H
          LHLI
                        ; SKIP SKIP SKIP *
                  9AH
          LHLI
                     HL=12H,34H,56H,78H,9AH
        ; RESULT
                  TABL1 : *
          LHLT
LHLTB:
                  TABL2 :SKIP *
          LHLT
                  TABL3 ; SKIP SKIP *
          LHLT
                  TABL4 : SKIP SKIP SKIP *
          LHLT
                    00 ; SKIP SKIP SKIP SKIP
          LHLI
                      HL=8CH,4BH,2AH,19H
        ; RESULT
                 OCOH
          ORG
                  8CH
          DB
TABL1:
                  4BH
TABL2:
          DB
                  2AH
          DB
TABL3:
                  19H
TABL4:
          DB.
```

Rull.

Caution: * is an entry address. The value to be loaded in register pair HL varies depending on the entry address.

LHLT taddr1 (Load HL with Table data): uPD7502


- 1 Instruction code: 1 1 0 0 P₃ P₂ P₁ P₀
- ② Byte count: 1
- 3 Machine cycle count: 2
- 4 Function: HL \leftarrow ROM (0001100P₃ P₂ P₁ P₀) taddr1=0.CH,P₃₋₀:0C0H-0CFH

The high-order four bits of the table data (T_{7-0}) in the program memory location addressed by 4-bit immediate data (P_{3-0}) (the value of the high-order four bits of the address is fixed to OCH) are loaded to the H register, and the low-order four bits of the table data are loaded in the L register. This instruction has a string effect. When more than one LHLI or LHLT instruction is coded successively, the second and subsequent instructions are processed as NOP instructions.

The program counter is not affected by the execution of this instruction. An area at addresses OCOH to OCFH is allocated to the table area for the LHLT instruction. Before the LHLT instruction is executed, table data must be programmed with an assembler pseudo instruction in the table area.

oth se

Only values ranging from OCOH to OCFH can be coded as taddr1.



Subroutines that load table data to register pair HL

TCAL1: LHLT TABL 1 ; (1) TABL2 ; (2) TCAL2: LHLT : (3) TCAL3: LHLT TABL3 LHLI 00 ; (4) RT ORG OCOH

TABL1: DB 8CH : LHLT TABLE AREA

TABL2: DB 48H TABL3: DB 2AH

(1) When TCAL1 is called

The H register is loaded with eight, the L register is loaded with CH, and the following instructions (2), (3), and (4) change to NOPs, then TCAL1 returns to the calling program.

(2) When TCAL2 is called

The H register is loaded with four, the L register is loaded with BH, and the following instructions (3) and (4) change to NOPs, then TCAL2 returns to the calling program.

RAH DE

(3) When TCAL3 is called

The H register is loaded with two, the L register is loaded with AH, and the following instruction (4) changes to NOP, then TCAL3 returns to the calling program.


LHLT taddr1 (Load HL with Table data): uPD7503

- 1 Instruction code: 1 1 0 0 P₃ P₂ P₁ P₀
- ② Byte count: 1
- 3 Machine cycle count: 2
- ④ Function: HL ← ROM (00001100P₃ P₂ P₁ P₀) taddr1=0.CH.P₃₋₀:0C0H-0CFH

The high-order four bits of table data (T_{7-0}) at the program memory location addressed by 4-bit immediate data (P_{3-0}) (the higher bits of the address are fixed to OCH) are loaded to the H register, and the low-order four bits of the table data are loaded to the L register. This instruction has a string effect. When an LHLI or LHLT instruction is coded more than once successively, the second and subsequent LHLI or LHLT instructions are processed as NOPs.

The program counter is not affected by this instruction. An area at addresses OCOH to OCFH is allocated to the table area for the LHLT instruction. Before an LHLT instruction is executed, table data must be programmed in this area with an assembler pseudo instruction.

Only values ranging from OCOH to OCFH can be coded as taddrl.



LAMT (Load A and Memory with Table data): uPD7502 only

- ① Instruction code: 0 1 0 1 1 1 0
- ② Byte count: 1
- 3 Machine cycle count: 2
- 4 Function: $A \leftarrow ROM(PC_{10-6}, 0, C, A)_H$ (HL) $\leftarrow ROM(PC_{10-6}, 0, C, A)_L$


S. D. S.

The high-order four bits of the table data (T_{7-0}) at a program memory location are loaded to the accumulator, and the low-order four bits of the table data are loaded in the data memory location addressed by register pair HL. The program memory location of the table data is addressed by the high-order five bits (PC_{10-6}) of the program counter, the carry flag (C), and the contents of the accumulator (A) (bit 5 of the ROM address is always 0).

Before LAMT is executed, necessary table data must be programmed with an assembler pseudo instruction.

The program counter is not affected by the LAMT instruction.

The table area for this instruction can be placed in any current page (indicated by PC_{10-6} when the LAMP instruction is executed). Note that when the LAMT instruction is used at the last address of a page (PC_{5-0} =3FH), the high-order bits (P_{10-6}) of an address for table reference indicates the next page.



on Service

Ral!

LAMTL (Load A and Memory with Table data): uPD7503 only

(1) Instruction code:

				τ				1					1			
0	0	1	1	1	1	1	1		0	0	1	1	0	1	0	0
								ŀ	<u> </u>							

- ② Byte count: 2
- (3) Machine cycle count: 3
- 4 Function: A \leftarrow ROM(PC₁₁₋₈,A₃₋₀,(HL)₃₋₀)H (HL) \leftarrow ROM(PC₁₁₋₈,A₃₋₀,(HL)₃₋₀)L

The high-order four bits of the table data (T_{7-0}) at a program memory location is loaded to the accumulator, and the low-order 4 bits are loaded to a data memory location addressed by register pair HL. The location of the table data is addressed by the contents of the data memory location addressed by the high-order four bits (PC_{11-8}) of the program counter, accumulator contents (A_{3-0}) , and register pair HL.

Before the LAMTL instruction is executed, necessary table data must be programmed with an assembler pseudo instruction.

The program counter is not affected by the LAMTL instruction. Note that if the LAMTL instruction is executed with PC_{7-0} = address FFH, the value of PC_{11-8} when the LAMTL instruction is executed plus one is used to address the table area.

ST (Store A to Memory)

- ① Instruction code: 0 1 0 1 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 1

TAD (Transfer A to D)

① Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2

TAE (Transfer A to E)

1 Instruction code:



- ② Byte count: 2
- (3) Machine cycle count: 2

TAH (Transfer A to H)

1 Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2

TAL (Transfer A to L)

(1) Instruction code:



② Byte count: 2

1). of

May Design

- 3 Machine cycle count: 2

TDA (Transfer D to A)

(1) Instruction code:

				r —				ì					1			
0	0	1	1	1	1	1	0		1	0	1	0	1	0	1	1 - 1
1								j								

- 2 Byte count: 2
- 3 Machine cycle count: 2
- \P Function: A \longleftarrow D The contents of the D register are transferred to the accumulator.

TEA (Transfer E to A)

(1) Instruction code:



- 2 Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: A ← E
 The contents of the E register are transferred to the accumulator.

S. J. S. S.

THA (Transfer H to A)

1 Instruction code:

								1								
0	0	1	1	1	1	1	0		1	0	1	1	1	0	1	1
<u> </u>								1								

- ② Byte count: 2
- 3 Machine cycle count: 2

The contents of the H register are transferred to the accumulator.

TLA (Transfer L to A)

① Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: A ← L

The contents of the L register are transferred to the accumulator.

XAD (Exchange A with D)

- ① Instruction code: 0 1 0 0 1 0 1 0
- ② Byte count: 1
- 3 Machine cycle count: 1

ON CO

ANN-ON

4	Function:	$A \longleftrightarrow D$
		The contents of the accumulator and \ensuremath{D}
		register are exchanged.

XAE (Exchange A with E)

							1			
①	Instruction	code:	0	1	0	0	1	0	1	1

- ② Byte count: 1
- 3 Machine cycle count: 1
- \P Function: A \longleftrightarrow E The contents of the accumulator and E register are exchanged.

XAH (Exchange A with H)

- ① Instruction code: 0 1 1 1 0 1 0
- ② Byte count: 1
- 3 Machine cycle count: 1
- ← Function: A ← → H

 The contents of the accumulator and H

 register are exchanged.

XAL (Exchange A with L)

- ① Instruction code: 0 1 1 1 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 1

STANCE OF

WHY. Ogio

XAM pr (Exchange A with Memory)

- ① Instruction code: 0 1 0 R₄ 0 1 R₁ R₀
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)
- ## Function: A ←→ (pr) pr=DL,DE,HL-,HL+,HL
 ## When pr=HL+: Skip if L=0
 ## When pr=HL-: Skip if L=FH

p r	R ₄	R_1	R_0
DL	0	0	0
DE	0	0	1
HL-	1	0	0
HL+	1	0	1
HL	1	1	0

The contents of the accumulator and the contents of the data memory location addressed by a register pair are exchanged. When HL+ is specified for pr, the data is exchanged, then the L register is incremented by one. When the L register content becomes 0, the succeeding instruction is skipped. When HL- is specified for pr, the data is exchanged, then the L register is decremented by one. When the L register content becomes FH, the succeeding instruction is skipped.

in con

Anny Daig

Note: XAM HL-, XAM HL+, and XAM HL can be written
 as XDS, XIS, and X, respectively (each having
 no operands).

XADR mem (Exchange A with Memory Direct): uPD7502

(1) Instruction code:

										1			
0 0 1	1	1	0	0	1	0	D ₆	05	D ₄	DЗ	D ₂	Dı	Do

- ② Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: A ←→ (mem) mem=D₆₋₀:00H-7FH

 The contents of the accumulator and the contents of the data memory location addressed by 7-bit immediate data mem are exchanged.
- ⑤ Example: The contents of a data memory location at address 2FH are transferred to address 10H. LADR 2FH ; A ← (2FH) XADR 10H ; A ←→ (10H)

XADR mem (Exchange A with Memory Direct): uPD7503

(1) Instruction code:

												1			
0	0	1	1	1	0	0	1	D ₇	D ₆	05	D_4	D ₃	02	Di	Do

- ② Byte count: 2
- 3 Machine cycle count: 2

3d1).05

XHDR mem (Exchange H with Memory Direct): uPD7502

(1) Instruction code:

0	0	1	1	1	0	1	0	0 D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀
į.								

- Byte count: 2
- (3) Machine cycle count: 2

XHDR mem (Exchange H with Memory Direct): uPD7503

(1) Instruction code:

- ② Byte count: 2
- (3) Machine cycle count: 2
- $\begin{tabular}{lll} \Plll & \Plll &$

ON CO

XLDR mem (Exchange L with Memory Direct): uPD7502


① Instruction code:

Г														,			
L	0	0	1	1	1	0	1	1		0	D ₆	05	04	D3	D ₂	Dį	Do

- ② Byte count: 2
- 3 Machine cycle count: 2

XLDR mem (Exchange L with Memory Direct): uPD7503

1 Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- ← Function: L ← (mem) mem=D₇₋₀:00H-DFH

 The contents of the L register and the contents of the data memory location addressed by 8-bit immediate data mem are exchanged.

en).

6.4.2 Operation instructions

AISC n4 (Add Immediate to A. Skip if Carry)

- ① Instruction code: 0 0 0 0 13 12 11 10
- ② Byte count: 1
- (3) Machine cycle: 1/2 (when a skip is made)
- 4 Function: A ←→ A+n4:Skip if carry. n4=1₃₋₀:0-FH

 Four-bit immediate data n4 is added to

 the accumulator in binary. When a carry

 is produced, a skip is performed. The

 carry flag is not affected.
- 6 Note: When n4 = 0, an NOP instruction is executed.

ASC (Add Memory to A, Skip if Carry)

- ① Instruction code: 0 1 1 1 1 0 1
- ② Byte count: 1
- 3 Machine cycle count: 1/2 (when a skip is made)
- ② Function: A ← A+(HL); Skip if carry.

 The contents of the data memory location addressed by register pair HL are added to the accumulator in binary. When a carry is produced as a result of the addition, a skip is performed. The carry flag is not affected.

OSA).

Turk Ogio

ACSC (Add Memory to A with Carry, Skip if Carry)

- ① Instruction code: 0 1 1 1 1 0 0
- ② Byte count: 1
- Machine cycle: 1/2 (when a skip is made)

EXL (Exclusive-Or Logic A and Memory)

- ① Instruction code: 0 1 1 1 1 1 0
- ② Byte count: 1
- 3 Machine cycle count: 1
- ④ Function: A ← A \forall (HL)

 The contents of the

The contents of the accumulator are exclusive-ORed with the contents of the data memory location addressed by register pair HL, then the result is stored in the accumulator.

eid).co

www.DataSheet4U.com

ANL (And Logic A and Memory)

(1) Instruction code:

								1					1			
lo	0	1	1	1	1	1	1		1	0	1	1	0	0	1	0
-	-								L							

- ② Byte count: 2
- Machine cycle count: 2
- ④ Function: A ← A ∧ (HL)

 The contents of the accumulator are ANDed with the contents of the data memory location addressed by the register pair HL, then the result is stored in the accumulator.

ORL (Or Logic A and Memory)

(1) Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2

and co

6.4.3 Accumulator manipulation instruction

CMA (Complement A)

- 1) Instruction code: 0 1 1 1 1 1 1
- ② Byte count: 1
- 3 Machine cycle count: 1
- 5 Example: When A=5

3 2 1 0

Before execution 0 1 0 1 A

CMA

After execution 1010

RAR (Rotate A Right)

① Instruction code:



- 2 Byte count: 2
- 3 Machine cycle count: 2

eil).

KRH O SO


4 Function: $A_{n-1} \leftarrow A_n \quad (n=1-3)$ $C \leftarrow A_0$ $A_3 \leftarrow C$

The contents of the accumulator,

including the carry flag, are rotated one

bit to the right.

(5) Example:



6.4.4 Carry flag manipulation instructions

RC (Reset Carry)

- ① Instruction code: 0 1 1 1 0 0 0
- ② Byte count: 1
- 3 Machine cycle count: 1
- 4 Function: $C \leftarrow 0$ The carry flag is reset.

SC (Set Carry)

- 1) Instruction code: 0 1 1 1 0 0 1
- 2 Byte count: 1

NA DES

- 3 Machine cycle count: 1
- 4 Function: $C \leftarrow 1$ The carry flag is set.

6.4.5 Increment/decrement instructions

IES (Increment E, Skip if E=0)

- ① Instruction code: 0 1 0 0 1 0 0 1
- ② Byte count: 1
- 3 Machine cycle count: 1/2 (when a skip is made)

ILS (Increment L. Skip if L=0)

- ① Instruction code: 0 1 0 1 1 0 0 1
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)
- ¶ Function: L ← L+1; Skip if L=0

 The L register is incremented. When the result is L=0, a skip is made.

in section

NAN-ON

IDRS mem (Increment memory Direct, Skip if memory=0): uPD7502


(1) Instruction code:

												Т			
0	0	1	1	1	1	0	1	0	D ₆	D ₅	D ₄	D3	D ₂	D ₁	DO

- ② Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)

IDRS mem (Increment memory Direct, Skip if memory=0): uPD7503

① Instruction code:



- ② Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)

on J. Co

MAHION

DES (Decrement E, Skip if E=FH)

- ① Instruction code: 0 1 0 0 1 0 0
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)
- ④ Function: E ← E-1; Skip if E=FH

 The E register is decremented, and when
 the decrement results in E=FH, a skip is
 made.

DLS (Decrement L, Skip if L=FH)

- ① Instruction code: 0 1 0 1 1 0 0 0
- ② Byte count: 1
- (3) Machine cycle count: 1/2 (when a skip is made)
- ¶ Function: L ← L-1; Skip if L=FH

 The L register is decremented. When the decrement results in L=FH, a skip is made.

in).of

Way Dago

DDRS mem (Decrement memory Direct, SKip if Memory=FH): uPD7502

(1) Instruction code:

Г			-	7										r			
	0	0	1	1	1	1	0	0		0	D ₆	05	D_4	D3	D ₂	Di	Do
									1								

- ② Byte count: 2
- 3 Machine cycle count: 2/3 (when a skip is made)

DDRS mem (Decrement memory Direct, Skip if memory=FH): uPD7503

① Instruction code:

0	0	1	1	1	1	0	0	D7 D6 D5 D4 D3 D2 D1 D	0

- 2 Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)


eil).

Had Ogg

6.4.6 Memory bit manipulation instructions

RMB bit (Reset Memory Bit)

- ① Instruction code: 0 1 1 0 1 0 B₁ B₀
- ② Byte count: 1
- 3 Machine cycle count: 1
- ## Function: (HL)bit ← 0 bit=B₁₋₀:0-3
 A particular bit at the data memory
 location addressed by register pair HL is
 reset. The bit to be reset is specified
 by 2-bit immediate data bit.



The bits other than the specified bit are left unchanged.

(5) Example: Bit 2 at data memory address 10H is reset.

LHLI 10H

RMB 2

$$;(10H)_2 \leftarrow 0$$

3 2 1 0


Before execution 0 1 1 1 (10H)

After execution 0011 (10H)

ă, J. co

SMB bit (Set Memory Bit)

- 1 1 B₁ B₀ 0 1 1 0 (1) Instruction code:
- Byte count: 1 (2)
- (3) Machine cycle count: 1
- 4) Function: (HL) bit $\leftarrow 1$ bit= $B_{1-0}:0-3$ A particular bit at the data memory location addressed by register pair HL is set. The bit to be set is specified by 2-bit immediate data bit.



The bits other than the specified bit are left unchanged.

Example: Bit 1 at data memory address 11H is set. (5)

> LHLI 11H

SMB

$$: (11H)_1 \leftarrow 1$$

Before execution



After execution

(11H)

(11H)

www.DataSheet4U.com

6.4.7 Jump instructions

JMP addr (Jump): uPD7502

(1) Instruction code:




- (2) Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: $PC_{10-0} \leftarrow P_{10-0}$ addr= P_{10-0} :000H-7FFH

 A jump is made to the address indicated

 by 11-bit immediate data addr.

JMP addr (Jump): uPD7503

① Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: $PC_{11-0} \leftarrow P_{11-0}$ addr= P_{11-0} :000H-FFFH A jump is made to the address indicated by 12-bit immediate data addr.

JCP addr (Jump in the Current Page): uPD7502

- 1) Instruction code: 1 0 P₅ P₄ P₃ P₂ P₁ P₀
- ② Byte count: 1

- (3) Machine cycle count: 1
- 4 Function: $PC_{5-0} \leftarrow P_{5-0}$ addr= PC_{10-6} , P_{5-0} :000H-7FFH A jump is made. The destination address is obtained by replacing the low-order six bits of the program counter (PC_{5-0}) with 6-bit immediate data P_{5-0} . The high-order five bits of the program counter (PC_{10-6}) are not affected.

A value different from the current contents of $PC_{1,0-6}$ cannot be coded for addr.

⑤ Example:

ROM	Address			
108				
109	JCP	13BH	;	NON ERROR
10A				
:				
13B				
13C	JCP	150H	;	ERROR
:				
1FF	JCP	230H	;	NON ERROR
200				

6 Note: The PC contents indicates the address next to the JCP instruction while a JCP instruction is being executed. For example, when a JCP instruction is executed at 1FFH, the PC indicates 200H, and so a jump to address 230H is allowed.

ein).co

JCP addr (Jump in the Current Page): uPD7503

- 1 Instruction code: 1 0 P₅ P₄ P₃ P₂ P₁ P₀
- ② Byte count: 1
- (3) Machine cycle count: 1
- 4 Function: $PC_{5-0} \leftarrow P_{5-0}$ addr= PC_{11-6} P_{5-0} :000H-FFFH A jump is made to an address obtained by replacing the low-order six bits of the program counter (PC_{5-0}) with 6-bit immediate data P_{5-0} . The high-order six bits of the program counter (PC_{11-6}) are not affected.

A value different from the current contents of PC_{11-6} cannot be coded for addr.

JAM addr2 (Jump with A and Memory): uPD7502

① Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: $PC_{10-8} \leftarrow P_{2-0}$, $PC_{7-4} \leftarrow A_{3-0}$, $PC_{3-0} \leftarrow (HL)$ addr $2=P_{2-0}:0-7$

on Co

The high-order three bit (PC_{10-8}) of the program counter are replaced by 3-bit immediate data addr2, the intermediate four bits (PC_{7-4}) are replaced by the accumulator contents, and the low-order four bits (PC_{3-0}) are replaced by the contents of the data memory location addressed by register pair HL. A jump to the resultant address is then made. This means that the jump destination varies within the 256-address space depending on the accumulator and data memory contents.

JAM addr2 (Jump with A and Memory): uPD7503

1 Instruction code:

0	0	1	1	1	1	1	1	0	0	0	1	Рз	P ₂	P 1	P ₀ _
											_				

- ② Byte count: 2
- 3 Machine cycle count: 2
- Function: $PC_{11-8} \leftarrow P_{3-0}$, $PC_{7-4} \leftarrow A_{3-0}$ **(4)** $PC_{3-0} \leftarrow (HL) \quad addr2=P_{3-0}:0-FH$ The high-order four bits of the program counter (PC_{11-8}) are replaced with 4-bit immediate data addr2, the intermediate four bits of the program counter (PC_{7-4}) are replaced with the accumulator contents, and the low-order four bits (PC_{3-0}) are replaced with the contents of the data memory location addressed by register pair HL. A jump to the resultant address is then made. This means that the jump destination varies within the 256-address space depending on the accumulator and data memory contents.

odd).o

Halah Doro

6.4.8 Subroutine stack control instructions

CALL caddr (Call Subroutine): uPD7502

① Instruction code:

												Т —			$\overline{}$
0	0	1	1 '	0	P ₁₀	P ₉	P ₈	P ₇	P ₆	P ₅	Ρ4	Рз	P ₂	Pi	Po

- ② Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: (SP-1) ← PC₇₋₄, (SP-2) ← PC₃₋₀, (SP-3) ← PSW, (SP-4) ← 0,PC₁₀₋₈ PC_{10-0} ← P_{10-0} , SP ← SP-4 caddr= P_{10-0} :000H-7FFH

The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), then a jump is made to the address indicated by 11-bit immediate data caddr.

CALL caddr (Call Subroutine): uPD7503

① Instruction code:

- ② Byte count: 2
- 3 Machine cycle count: 2

in).of

4 Function: (SP-1) ← PC₇₋₄, (SP-2) ← PC₃₋₀, (SP-3) ← PSW, (SP-4) ← PC₁₁₋₈, PC_{11-0} ← 0, P_{10-0} , SP ← SP-4 caddr= P_{10-0} :000H-7FFH

The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), then a jump is made to the address indicated by 11-bit immediate data caddr.

CALT taddr2 (Call Table): uPD7502

- 1 Instruction code: 1 1 P₅ P₄ P₃ P₂ P₁ P₀
- ② Byte count: 1
- 3 Machine cycle count: 2
- ④ Function: $(SP-1) \leftarrow PC_{7-4}$, $(SP-2) \leftarrow PC_{3-0}$, $(SP-3) \leftarrow PSW$, $(SP-4) \leftarrow 0$, PC_{10-8} $PC_{9-7,4-0} \leftarrow ROM(00011P_5P_4P_3P_2P_1P_0)$ $PC_{11,10,6,5} \leftarrow 0$ $SP \leftarrow SP-4$ $taddr2=00011P_5P_4P_3P_2P_1P_0:0D0H-0FFH$


The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), 8-bit table data (T_{7-0}) at the table address (00011P5P4P3P2 P1P0) specified in the instruction is loaded into the program counter in form of $0T_7T_6T_500T_4T_3T_2T_1T_0$, then a jump is made.

con co

Be sure to code a table address in the operand of the CALT instruction.

The table area for the CALT instruction is assigned to addresses ODOH to OFFH.

Before the CALT instruction is executed, data for the subroutine call address must be programmed in this address with an assembler pseudo instruction (DET).



(5) Example:

;					
		ORG	ODOH		
	XZSOFF:	DET	ZSOFF		
	XZNAAD:	DET	ZNAAD		
	XZNDAD:	DET	ZNDAD		
	XZTMAW:	DET	ZTMAW		
	XZNOAM:	DET	ZNOAM		
		:			
		•			
•	MAINO:	LAI	OFH		
	MATNO.	CALT	XZSOFF		TABLE
		CAL	X23011	, CALL	TABLE
		•			
	MAIN1:	LHLT	TABLE		
		CALT	XZNOAM	:CALL	TABLE
		•			

www.DataSheet4U.com

CALT taddr2 (Cali Table): uPD7503

- 1) Instruction code: 1 1 P₅ P₄ P₃ P₂ P₁ P₀
- ② Byte count: 1
- (3) Machine cycle count: 2


The contents of the program counter (return address) and PSW are saved in the data memory location (stack) addressed by the stack pointer (SP), 8-bit table data (T_{7-0}) at the table address (000011 $P_5P_4P_3$ $P_2P_1P_0$) specified in the instruction is loaded into the program counter in form of $00T_7T_6T_500T_4T_3T_2T_1T_0$, then a jump is made.

Be sure to code a table address in the operand of the CALT instruction.

The table area for the CALT instruction is assigned to addresses ODOH to OFFH. Before the CALT instruction is executed, the subroutine call address data must be programmed in this area with an assembler pseudo instruction (DET).

oth).of

Thuy Ogio



RT (Return from subroutine): uPD7502

- 1 Instruction code: 0 1 0 1 0 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 2
- Function: PC₁₀₋₈ ← (SP), PC₃₋₀ ← (SP+2),
 PC₇₋₄ ← (SP+3), SP ← SP+4
 The contents of the data memory location
 (stack) addressed by the stack pointer
 (SP) are restored in the program counter
 (PC), then SP is incremented. This
 instruction is used to return a
 subroutine when the PSW need not be
 restored.

RT (Return from subroutine): uPD7503

- ① Instruction code: 0 1 0 1 0 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 2

Hall Dogo

- 4 Function: $PC_{11-8} \leftarrow (SP)$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$, $SP \leftarrow SP+4$ The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), then SP is incremented.
- (6) Note: PSW is not restored.

RTS (Return from Subroutine, then Skip): uPD7502

- ① Instruction code: 0 1 0 1 1 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 3
- ④ Function: $PC_{10-8} \leftarrow (SP)_{2-0}$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$, $SP \leftarrow SP+4$ Then skip unconditionally

The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), SP is incremented, then skip is unconditionally made.

Example: Return processing is performed in one of the following two ways, which depends on the subroutine processing result:

eth).o

And Join

:MAIN ROUTINE CALL SUBRT

→ INSTA

→ INSTB

; SUBROUTINE SUBRT : .

.

SKC : SKIP IF CARRY

RT ; RETURN

RTS : RETURN & SKIP

If the subroutine processing result carry flag is set, control is returned to INSTB. If the flag is not set, control is returned to INSTA.

6 Note: PSW is not returned.

RTS (Return from subroutine, then Skip): uPD7503

1) Instruction code: 0 1 0 1 1 0 1 1

- ② Byte count: 1
- (3) Machine cycle count: 3
- 4 Function: $PC_{11-8} \leftarrow (SP)_{3-0}$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$, $SP \leftarrow SP+4$ Then skip unconditionally

The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC), SP is incremented, then skip is unconditionally made.

in significant services of the services of the

www.DataSheet4U.com

(6) Note: PSW is not restored.

RTPSW (Return from subroutine and restore PSW): uPD7502

- ① Instruction code: 0 1 0 0 0 0 1 1
- ② Byte count: 1
- (3) Machine cycle count: 2
- 4 Function: $PC_{10-8} \leftarrow (SP)_{2-0}$, $PSW \leftarrow (SP+1)$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$ $SP \leftarrow SP+4$ The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter

SP is incremented.

RTPSW (Return from subroutine and restore PSW): uPD7503

(PC) and program status word (PSW), then

- ① Instruction code: 0 1 0 0 0 1 1
- ② Byte count: 1
- 3 Machine cycle count: 2
- ④ Function: $PC_{11-8} \leftarrow (SP)_{3-0}$, $PSW \leftarrow (SP+1)$, $PC_{3-0} \leftarrow (SP+2)$, $PC_{7-4} \leftarrow (SP+3)$ $SP \leftarrow SP+4$ The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the program counter (PC) and program status word (PSW), then SP is incremented.

PSHDE (Push DE on stack)

(i) Instruction code:



- (2) Byte count: 2
- 3 Machine cycle count: 2

PSHHL (Push HL on stack)

(1) Instruction code:



addressed by the stack pointer (SP).

- ② Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: (SP-1) ← H, (SP-2) ← L $SP \leftarrow SP-2$ The contents of the H and L registers are

saved in the data memory location (stack)

addressed by the stack pointer (SP).

ěd.).

POPDE (Pop DE off stack)

(1) Instruction code:

								1								
0	0	1	1	1	1	1	0		1	0	0	0	1	1	1	1
								1								

- ② Byte count: 2
- (3) Machine cycle count: 2
- 4 Function: $E \leftarrow (SP)$, $D \leftarrow (SP+1)$ $SP \leftarrow SP+2$

The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the D and E registers, then SP is incremented.

POPHL (Pop HL off stack)

1 Instruction code:

				1				Г					· · · · ·			
0	0	1	1	1	1	1	0		1	0	0	1	1	1	1	1
								- 1								

- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: L \leftarrow (SP), H \leftarrow (SP+1) SP \leftarrow SP+2

The contents of the data memory location (stack) addressed by the stack pointer (SP) are restored in the H and L registers, then SP is incremented.

eil).

Hay Dago

TAMSP (Transfer A and Memory to SP)

(1) Instruction code:

								ì					1			
0	0	1	1	1	1	1	1		0	0	1	1	0	0	0	1
1								l								

- ② Byte count: 2
- (3) Machine cycle count: 2
- 4 Function: $SP_{7-4} \leftarrow A$, $SP_{3-1} \leftarrow (HL)_{3-1}$, $SP_0 \leftarrow 0$

The contents of the accumulator are transferred to the high-order four bits of the stack pointer, and the high-order three bits in the data memory location addressed by register pair HL are transferred to the low-order three bits (SP_{3-1}) of the stack pointer.

 SP_0 is automatically loaded with 0.

TSPAM (Transfer SP to A and Memory)

(1) Instruction code:



- 2 Byte count: 2
- 3 Machine cycle count: 2

öh).os

www DataSheet4U com

Function: $A \leftarrow SP_{7-4}$, $(HL)_{3-1} \leftarrow SP_{3-1}$, $(HL)_0 \leftarrow 0$ The high-order four bits of the stack pointer (SP_{7-4}) are transferred to the accumulator, and the low-order three bits of the stack pointer (SP_{3-1}) are transferred to the high-order three bits of the data memory location addressed by register pair HL. The least significant bit in the data memory location is automatically set to 0.

6.4.9 Skip instructions

SKC (Skip if Carry)


- ① Instruction code: 0 1 0 1 0 1 0
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)
- Function: Skip if C=1
 If the carry flag is 1, a skip is made.

SKMBT bit (Skip if Memory Bit True)

- ① Instruction code: 0 1 1 0 0 1 B₁ B₀
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)

egh).c


TRH'ON'S



SKABT bit (Skip if A Bit True)

- ① Instruction code: 0 1 1 1 0 1 B₁ B₀
- ② Byte count: 1
- (3) Machine cycle count: 1/2 (when a skip is made)
- 4 Function: Skip if Abit=1 bit= B_{1-0} :0-3


 A skip is made if a particular bit in the accumulator is 1. The bit is specified by 2-bit immediate data bit.



oth).of

SKMBF bit (Skip if Memory Bit False)

- ① Instruction code: 0 1 1 0 0 0 B₁ B₀
- ② Byte count: 1
- Machine cycle count: 1/2 (when a skip is made)



(5) Example: Whether bit 3 of data memory (10H) is 0 is tested.

LHL: 10H :HL=10H

SKMBF 3 :SKIP IF (10H)3=0

JMP ERR : JUMP TO ERR

OK:

SKAEM (Skip if A Equals Memory)

- ① Instruction code: 0 1 0 1 1 1 1
- ② Byte count: 1

e de la companya de l

The State of the S

- (3) Machine cycle count: 1/2 (when a skip is made)
- Function: Skip if A=(HL)

 A skip is made if the contents of the
 accumulator match the contents of the data
 memory location addressed by register
 pair HL.
- (5) Example: The number of data 5 existing in data memory (10H-1FH) is recorded in data memory (20H).

COMP : LAI 0

XADR 20H: CLEAR COUNTER

LHLI 1FH: HL=1F

LAI 5

LOOP : SKAEM ; SKIP !F (HL) = 5

JCP BR

IDRS 20H: INCREMENT COUNTER

BR : DLS : DECREMENT DATA POINTER

JCP LOOP

END :

The match counter (20H) is cleared, 5 is set in the accumulator, then the contents of data memory and the accumulator are compared by an SKAEM instruction while the data memory address is being updated. When they match, the match counter is incremented.

SKAEL n4 (Skip if A Equals Immediate)

Instruction code:

_									_					·			 -
	0	0	1	1	1	1	1	1	1	0	1	1	0	13	12	11	10
i																	

② Byte count: 2

oil).of

www.DataSheet4U.com

- Machine cycle count: 2/3 (when a skip is made)
- 4 Function: Skip if A=n4 $n4=l_{3=0}:0-FH$ A skip is made if the contents of the accumulator match 4-bit immediate data n4.

SKDE! n4 (Skip if D Equals Immediate)

(1) Instruction code:

								1								
0	0	1	1	1	1	1	0		0	1	1	0	13	12	11	10
								1								

- ② Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)
- 4 Function: Skip if D=n4 $n4=I_{3-0}:0-FH$ A skip is made if the contents of the D register match 4-bit immediate data n4.

SKEEL n4 (Skip if E Equals Immediate)

(1) Instruction code:



- 2 Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)
- 4 Function: Skip if E=n4 $n4=1_{3-0}:0-FH$ A skip is made if the contents of the Eregister match 4-bit immediate data n4.

SOLL OF

NAN-OS

SKHE! n4 (Skip if H Equals Immediate)

1 Instruction code:

						·····						1			
0	0	1	1	1	1	1	0	0	1	1	1	1 ₃	10	Ι,	اما
								<u>L</u>				. 3		1	. 0

- ② Byte count: 2
- 3 Machine cycle count: 2/3 (when a skip is made)
- 4 Function: Skip if H=n4 $n4=I_{3-0}:0$ -FH

 A skip is made if the contents of the H

 register match 4-bit immediate data n4.

SKLEI n4 (Skip if L Equals Immediate)

1 Instruction code:



- Byte count: 2
- 3 Machine cycle count: 2/3 (when a skip is made)
- \P Function: Skip if L=n4 n4=1₃₋₀:0-FH A skip is made if the contents of the L register match 4-bit immediate data n4.

oth).of

6.4.10 SIO control instructions

TAMSIO (Transfer A and Memory to SIO)


(1) Instruction code:

				1				ŀ					1			
0	0	1	1	1	1	1	1		0	0	1	1	1	1	1	0
L								ı								

- ② Byte count: 2
- 3 Machine cycle count: 2
- Function: $S10_{7-4} \leftarrow A$, $S10_{3-0} \leftarrow (HL)$ The contents of the accumulator are stored in the high-order four bits of the shift register $(S10_{7-4})$, and the contents of the data memory location addressed by register pair HL are stored in the low-order four bits $(S10_{3-0})$ of the shift register.

TSIOAM (Transfer SIO to A and Memory)

(1) Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2

④ Function: A ← $S10_{7-4}$, (HL) ← $S10_{3-0}$ The high-order four bits of the shift register ($S10_{7-4}$) are transferred to the accumulator, and the low-order four bits ($S10_{3-0}$) are transferred to the data memory location addressed by register pair HL.

SIO (Start SIO)

(1) Instruction code:

Г																
1	0	0	1	1	1	1	1	1	0	0	1	1	0	0	1	1
L									L							

- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: 3BIT CNT ← 0, INTO/S RQF ← 0

 The 3-bit counter of the serial interface is cleared, INTO/S request flag is reset (when INTS is selected by the shift mode register), then shift operation is started.

6.4.11 Timer control instructions

TAMMOD (Transfer A and Memory to timer Modulo register)

1 Instruction code:

ſ					,				7					1			
	0	0	1	1	1	1	1	1		0	0	1	1	1	1	1	1
- 1									1	l							

- ② Byte count: 2
- 3 Machine cycle count: 2

egil).

www.DataSheet4U.com

■ Function: $MOD_{7-4} \leftarrow A$, $MOD_{3-0} \leftarrow (HL)$ The contents of the accumulator are transferred to the high-order four bits of the modulo register (MOD_{7-4}) , and the contents of the data memory location addressed by register pair HL are transferred to the low-order four bits (MOD_{3-0}) .

TIMER (Start Timer)

(1) Instruction code:

								1					T			
lo	0	1	1	1	1	1	1		0	0	1	1	0	0	1	0
1																

- ② Byte count: 2
- 3 Machine cycle count: 2
- \P Function: CT \leftarrow 0, INTT RQF \leftarrow 0

 The count register (CT) is cleared, the INTT request flag is reset, then the timer operation is started.

TCNTAM (Transfer timer Count register to A and Memory)

(i) Instruction code:

0	Ω	1	1	1	1	1	1	0	0	1	1	1	0	1	1
~	•	•	•												

- ② Byte count: 2
- (3) Machine cycle count: 2

SAN S

MAN DOLO

Function: A \leftarrow CT₇₋₄, (HL) \leftarrow CT₃₋₀

The high-order four bits (CT₇₋₄) of the count register are transferred to the accumulator. The low-order four bits (CT₃₋₀) of the count register are transferred to the data memory location addressed by register pair HL.

The count operation is suspended during execution of this instruction.


6.4.12 Interrupt control instructions

El n3 (Enable Interrupt)

(1) Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: Interrupt enable register \leftarrow interrupt enable register \vee n3 (n3\(\frac{1}{2}\)) Interrupt master enable F/F \leftarrow 1 (n3=0) n3=12-0:0-7



zëlli).

The contents of the interrupt enable register are ORed with 3-bit immediate data n3, and the result is stored in the interrupt enable register. This means that by setting the bit specified for a desired interrupt to 1, the associated one or more interrupts are enabled.

If n3 is 0, the contents of the interrupt enable register remain unchanged, but the interrupt master enable F/F is set, enabling an interrupt.

Di n3 (Disable interrupt)


(1) Instruction code:

_													1			
١	0	0	1	1	1	1	1	1	1	0	0	0	0	12	11	10
- 1																

- ② Byte count: 2
- (3) Machine cycle count: 2
- 4 Function: Interrupt enable register \leftarrow interrupt enable register \wedge $\overline{n3}$ (n3\(\frac{1}{4}0)

 Interrupt master enable F/F \leftarrow 0 (n3=0)

 n3=1₂₋₀:0-7



OSIA).C

The contents of the interrupt enable register are ANDed with the complement of 3-bit immediate data n3, and the result is stored in the interrupt enable register. This means that by setting the bit associated with a desired interrupt, one or more interrupts are disabled.

If n3 is 0, the contents of the interrupt enable register remain unchanged, but the interrupt master enable F/F is reset, which disables the acceptance of all interrupts.

SKI n3 (Skip if Interrupt request flag is true and reset interrupt request flag)

(1) Instruction code:




- 2 Byte count: 2
- Machine cycle count: 2/3 (when a skip is made)
- 4 Function: Skip if INT RQF \land n3 \pm 0

 INT RQF \leftarrow INT RQF \land n3 n3=1₂₋₀:0-7

 The interrupt request flag associated with the bit set to 1 is tested with 3-bit immediate data n3. If the test shows that the interrupt request flag contains 1, the following instruction is skipped, and the tested interrupt request flag is reset.

e il J. C



6.4.13 1/0 instructions

IPL (Input Port specified by L)

- ① Instruction code: 0 1 1 1 0 0 0 0
- ② Byte count: 1
- 3 Machine cycle count: 1
- ④ Function: A ← Port(L)

Contents of L register	0	1	4	5	6
Port name	Port 0	Port 1	Port 4	Port 5	Port 6

The contents of the sport specified by the L register are loaded to the accumulator.

IP addr3 (Input Port specified by immediate)

(1) Instruction code:



- Byte count: 2
- 3 Machine cycle count: 2

NA CONTRACTOR

4 Function: A \leftarrow Port(addr3) addr3=D₂₋₀:0,1,4-6

addr3	0	1	4	5	6
Port name	Port O	Port 1	Port 4	Port 5	Port 6


The contents of the port specified by 3-bit immediate data addr3 are loaded to the accumulator.

IP1 (Input Port1)

- ① Instruction code: 0 1 1 1 0 0 0 1
- 3 Machine cycle count: 1

IP54 (Input Port 5 and 4)

① Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: A ← Port5, (HL) ← Port4

 The contents of port 5 are loaded to the accumulator, and the contents of port 4 are stored in the data memory location addressed by register pair HL.

STANCE OF

OPL (Output Port specified by L)

- ① Instruction code: 0 1 1 1 0 0 1 0
- ② Byte count: 1
- Machine cycle count: 1
- ④ Function: Port/Mode register(L) ← A

Contents of L register	3	4	5	6	вн	сн	EH	FH
Port/mode register	Port 3	Port 4	Port 5	Port 6	Display mode register	mode	mode	Shift mode register

The contents of the accumulator are output to the port or stored in the mode register specified by the L register.

OP addr1 (Output Port specified by immediate)

1 Instruction code:

			·								1			
0 0	1	1	1	1	1	1	1	1	1	0	D3	02	Di	DO

- 2 Byte count: 2
- 3 Machine cycle count: 2
- ④ Function: Port/Mode register(addr1) ← A

 addr1=D₃₋₀:3-6,BH,CH,EH,FH

egil).co

MANORE

addr1	3	4	5	6	вн	СН	EH	FH
Port/mode register	Port 3	Port 4	Port 5	Port 6		mode	mode	Shift mode register

The contents of the accumulator are output to the port or stored in the mode register specified by 4-bit immediate data addrl.

OP3 (Output Port3)

- ① Instruction code: 0 1 1 1 0 0 1 1
- 2 Byte count: 1
- 3 Machine cycle count: 1
- \P Function: Port3 \leftarrow A The contents of the accumulator are output to port 3.

OP54 (Output Port 5 and 4)

(1) Instruction code:



- ② Byte count: 2
- 3 Machine cycle count: 2

oth).of

ANP addr4,n4 (And Port with immediate)

(1) Instruction code:

$\overline{}$		-						
0	1	0	0	1	1	0	0	13 12 11 10 0 D2 D1 D0

- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: Port(addr4) \leftarrow Port(addr4) \wedge n4 addr4=D₂₋₀:3-6 n4=I₃₋₀:0-FH

addr4	3	4	5	6
Port name	Port 3	Port 4	Port 5	Port 6

The contents of the port specified by 3-bit immediate data addr4 are ANDed with 4-bit immediate data n4, and the result is output to the port specified by addr4.

SOLUTION STATES

National Services

ORP addr4,n4 (Or Port with immediate)

1 Instruction code:

0	1	0	0	1	1	0	1	13 12 11 10 0 D2 D1 [٥,
<u> </u>								3 2 1 0 2 1	0

- ② Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: Port(addr4) \leftarrow Port(addr4) \vee n4 addr4=D₂₋₀:3-6 n4=1₃₋₀:0-FH

addr4	3	4	5	6		
Port name	Port 3	Port 4	Port 5	Port 6		

The contents of the port specified by 3-bit immediate data addr4 are ORed with 4-bit immediate data n4, and the result is output to the port specified by addr4.

6.4.14 CPU control instructions

HALT (Halt)

① Instruction code:

0	0	1	1	1	1	1	1	0	0	1	1	0	1	1	o l
L						-		<u></u>							

- 2 Byte count: 2
- 3 Machine cycle count: 2
- 4 Function: The halt mode is set.

esth).

STOP (Stop)

(1) Instruction code:



- ② Byte count: 2
- (3) Machine cycle count: 2
- 4) Function: The stop mode is set.

NOP (No Operation)

- 1) Instruction code: 0 0 0 0 0 0 0
- ② Byte count: 1
- 3 Machine cycle count:
- 4 Function: One machine cycle is used for doing nothing.

or Dist

NAVIO O O

6.5 List of Port and Mode Register Manipulation Instructions

	Port O	Port 1	Port 3	Port 4	Port 5	Port 6	Port 6 mode register	Shift mode register	Display mode register	Clock mode register
OP addr1			0	0	0	0	0	0	0	0
OPL			0	0	0	0	٥	0	0	0
IP addr3	0	0		0	0	0				
IPL	0	0		0	0	0				
ANP addr4,n4			0	0	0	o				-
ORP addr4.n4			o	0	0	0				
IP54					0					
OP54				0						
IP1		o								
OP3			0							

o: Available

6.6 Machine Cycles Required for Skip Operation

If the condition of a skip instruction is met, the next instruction is skipped in one machine cycle regardless of the number of machine cycles required for the execution of this instruction.

This is equivalent to replacing the next instruction with one NOP instruction.

en.

6.7 Using Register Pair (DL, DE, HL) as a Data Pointer

Before an instruction which uses a register pair (DL, DE or HL) as a data pointer to access data memory is executed, memory address information is set in the register pair. In this case, the address to be set must be located within the memory area (OOH to 7FH for the uPD7502; OOH to DFH for the uPD7503).

Correct:

LHLI 50H; HL=50H

LAM HL ; A \leftarrow (50H)

Wrong: For the uPD7502

LDE1 80H : DE = 80H

LAM DE ; A is undefined.

Sin Soft