**PLS167/A** 

#### DESCRIPTION

The PLS167 and PLS167A are bipolar, Programmable Logic State machines of the Mealy type. The Programmable Logic Sequencers (PLS) contain logic AND/OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 8 Qp, and 4 Qp edge-triggered, clocked S/R flip-flops, with an asynchronous Preset Option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 14 external inputs. 10-13, with 8 internal inputs, P0-7, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, PO and P1 of the internal State Register are brought off-chip to allow extending the Output Register to 6 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-enable function, as an additional user programmable option.

Order codes are listed in the Ordering Information Table.


#### **FEATURES**

- PLS167
  - $-f_{MAX} = 13.9MHz$
  - 20MHz clock rate
- PLS167A
  - $f_{MAX} = 20MHz$
  - 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 14 True/Complement buffered inputs
- 48 programmable AND gates
- 25 programmable OR gates
- 8-bit State Register
- 2-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R. flip-flops
- On-chip Test Array
- Power: 600mW (typ.)
- TTL compatible
- 3-State outputs
- Single +5V supply

#### **APPLICATIONS**


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Security locking systems

#### **PIN CONFIGURATIONS**



N = Plastic Dual In-Line Package (300mil-wide)

#### A Package




#### ORDERING INFORMATION

	<ul> <li>Interface pro</li> </ul>	tocols	A = Plastic Leaded Chip Carrier
<b>*</b>	<ul> <li>Sequence de</li> </ul>	etectors	A # Flastic Leaded Chip Carrier
	Peripheral co	ontrollers	, 65
	<ul> <li>Timing gener</li> </ul>	ators	
	<ul> <li>Sequential ci</li> </ul>	rcuits	. Dx
	<ul> <li>Security lock</li> </ul>	ing systems	
ORDERING INFORMATION			100
DESCRIPTION		ORDER CODE	DRAWING NUMBER
24-Pin Plastic Dual In-Line Package (3	00mil-wide)	PLS167N, PLS167AN	0410D
28-Pin Plastic Leaded Chip Carrier		PLS167A, PLS167AA	0401F
		MANN!	

PLS167/A

#### **FUNCTIONAL DIAGRAM**




#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 7 17 - 23	l1 – l13	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
8	10	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercised with standard TTL levels. When I0 is held at +10V, device outputs F0 – 3 and P0 – 1 reflect the contents of State Register bits P2 – 7 (see Diagnostic Output Mode diagram). The contents of flip-flops P0 – 1 and F0 – 3 remain unaltered.	Active-High/Low
9 – 11 13	F0 – 3	<b>Logic/Diagnostic Outputs:</b> Four device outputs which normally reflect the contents of Output Register bits $Q_{0-3}$ , when enabled. When I0 is held at +10V, F0 – 3 = (P2 – 5).	Active-High
14 – 15	P0 – 1	<b>Logic/Diagnostic Outputs:</b> Two register bits with shared function as least Significant State Register bits, or most significant Output Register bits. When $l_0$ is held at +10V, $P0-1=(P6-7)$ .	Active-High
16	PR/OE	Preset or Output Enable Input: A user programmable function:	
		Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and P0 – 7 and F0 – 3 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)

**PLS167/A** 

#### **LOGIC DIAGRAM**



PLS167/A

#### TRUTH TABLE 1, 2, 3, 4, 5, 6

	OPT	TION						
Vcc	PR	QE	lo lo	CK	S	R	Q <sub>P/F</sub>	F
	Н		•	Х	Х	х	н	н
	L		+10V	X	X	X	Qn	(Q <sub>P</sub> ) <sub>n</sub>
	L		х	X	X	x	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		Н	•	X	Х	Х	Qn	Hi-Z
+5V		L	+10V	X	X	X	Q <sub>n</sub>	(Q <sub>P</sub> ) <sub>n</sub>
		L	х	X	X	Х	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	Х	1	L	L	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	×	1	L	н	L	L
		L	х	1	н	L	н	н
		L	х	Ť	н	н	IND.	IND.
1	Х	х	Х	Х	Х	Х	Н	

#### NOTES:

1. Positive Logic:

 $S/R = T_0 + T_1 + T_2 + ... T_{47}$   $T_0 = C(10 11 12 ...) (P0 P1 ... P7)$ 

2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.


- 3. ↑ denotes transition from Low-to-High level.
- 4. R = S = High is an illegal input condition.
- \* = H or L or +10V.
- X = Don't Care (≤5.5V)

#### ABSOLUTE MAXIMUM RATINGS1

		RAT	INGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
l <sub>out</sub>	Output currents		+100	mA
T <sub>amb</sub>	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	~℃

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **LOGIC FUNCTION**



#### **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Philips Semiconductors qualified programming equipment.

#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

PLS167/A

### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP1	MAX	UNIT
Input volt	lage <sup>2</sup>		<u></u>			L
VIH	High	V <sub>CC</sub> = MAX	2.0	Γ	, , ,	٧
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN		1	0.8	v
V <sub>IC</sub>	Clamp <sup>3</sup>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA		-0.8	-1.2	v
Output vo	oltage <sup>2</sup>		·		<u> </u>	
		V <sub>CC</sub> = MIN	<u> </u>	T	l .	
VOH	High <sup>4</sup>	I <sub>OH</sub> = -2mA	2.4			V
VoL	Low <sup>5</sup>	I <sub>OL</sub> = 9.6mA	ľ	0.35	0.45	v
Input curi	rent			L		
I <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V		<1	80	μА
t <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	μА
I <sub>IL</sub>	Low (CK input)	V <sub>IN</sub> = 0.45V	l l	-50	-250	μA
Output cu	rrent			<u> </u>		
		V <sub>CC</sub> = MAX				
I <sub>O(OFF)</sub>	Hi-Z state <sup>5, 6</sup>	V <sub>OUT</sub> = 5.5V		1	40	μА
		V <sub>OUT</sub> = 0.45V		-1	-40	μA
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> ≈ 0V	-15	·	-70	mA
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX		120	180	mA
Capacitan	C6 <sub>8</sub>				1	11111
_		V <sub>CC</sub> = 5.0V			Т	
CIN	Input	$V_{ N} = 2.0V$		8		рF
COUT	Output	V <sub>OUT</sub> = 2.0V		10	ļ	ρF

- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
   All voltage values are with respect to network ground terminal.

- Measured with V<sub>IL</sub> applied to OE and a logic high stored, or with V<sub>IH</sub> applied to PR.
   Measured with a programmed logic condition for which the output is at a low logic level, and V<sub>IL</sub> applied to PR/OE Output sink current is supplied through a resistor to V<sub>CC</sub>.

  6. Measured with V<sub>IH</sub> applied to PR/OE.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I<sub>CC</sub> is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

PLS167/A


#### AC ELECTRICAL CHARACTERISTICS

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75^{\circ}CV \le V_{CC} \le 5.25V$ 


						LIM	ITS			
SYMBOL	PARAMETER	FROM	то		PLS167			PLS167A	\	UNI.
				MIN	TYP1	MAX	MIN	TYP1	MAX	
Pulse wi	dth <sup>3</sup>			<b>4</b>	·····					
t <sub>СКН</sub>	Clock <sup>2</sup> High	CK+	CK-	25	15		20	15		ns
t <sub>CKL</sub>	Clock Low	CK-	CK+	25	15		20	15		ns
t <sub>CKP</sub>	Clock Period	CK+	CK+	50	30		40	30		ns
t <sub>PRH</sub>	Preset pulse	PR+	PR-	25	15		25	15		ns
Setup tin	ne <sup>3</sup>			······	<u> </u>					
t <sub>IS1</sub> A	Input	Input ±	CK+	60	I	T	40	I	I	ns
t <sub>IS1</sub> B	Input	Input ±	CK+	50			30		1	ns
t <sub>IS1</sub> C	Input	Input ±	CK+	42			N/A		İ	ns
t <sub>IS2</sub> A	Input (through Complement Array)	Input ±	CK+	90			70			ns
t <sub>IS2</sub> B	Input (through Complement Array)	Input	CK+	80	ļ	1	60		ł	ns
t <sub>IS2</sub> C	Input (through Complement Array)	Input	CK+	72	ļ		N/A			ns
t <sub>VS</sub>	Power-on preset	V <sub>CC</sub> +	CK-	0	-10	Ì	0	-10		ns
tprs	Preset	PR-	CK-	0	-10		0	-10	İ	ns
Hold tim	e		.•					·		
t <sub>iH</sub>	Input	CK+	Input ±	5	-10		5	5		ns
Propaga	tion delay								<b></b>	
tско	Clock	CK+	Output ±	[	15	30		15	20	ns
t <sub>OE</sub>	Output enable <sup>4</sup>	OE -	Output -	1	20	30		20	30	ns
t <sub>OD</sub>	Output disable <sup>4</sup>	OE +	Output +	1	20	30		20	30	ns
t <sub>PR</sub>	Preset	PR+	Output +		18	30		18	30	ns
tees	Power-on preset	V <sub>CC</sub> +	Output +		0	10		0	10	ns
Frequen	cy of operation <sup>3</sup>		<del></del>			·	·		•	
f <sub>MAX</sub> C	Without Complement Array			13.9	T		20.0			MHz
f <sub>MAX</sub> C	With Complement Array		1	9.8			12.5	]	l	MHz

- All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
   To prevent spurious clocking, clock rise time (10% 90%) ≤ 30ns.
- 3. See "Speed vs. OR Loading" diagrams.
- 4. For 3-State output; output enable times are tested with C<sub>1</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5$ pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.

#### **TEST LOAD CIRCUIT**




#### **VOLTAGE WAVEFORMS**



PLS167/A


#### **TIMING DIAGRAMS**



TIMING	DEFINITIONS
SYMBOL	PARAMETER
<b>t</b> CKH	Width of input clock pulse.
t <sub>CKL</sub>	Interval between clock pulses.
t <sub>CKP</sub>	Minimum guaranteed clock period.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IS2</sub>	Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of clock preceding first reliable clock pulse.
₽яѕ	Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse.
t <sub>IH</sub>	Required delay between positive transition of clock and end of valid input data.
tcko	Delay between positive transition of clock and when outputs become valid (with PR/OE Low).
t <sub>OE</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
<b>t</b> op	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
<sup>†</sup> SRE	Delay between input I <sub>0</sub> transition to Diagnostic mode and when the outputs reflect the contents of the State Register.
t <sub>SRD</sub>	Delay between input I <sub>0</sub> transition to Logic mode and when the outputs reflect the contents of the Output Register.
t₽R	Delay between positive transition of Preset and when outputs become valid at "1".
tee8	Delay between V <sub>CC</sub> (after power-on) and when outputs become preset at "1".
t <sub>PRH</sub>	Width of preset input pulse.
fMAX	Minimum guaranteed operating frequency.

**PLS167/A** 

#### TIMING DIAGRAMS (Continued)



#### SPEED VS. "OR" LOADING

The maximum frequency at which the PLS can be clocked while operating in *sequential mode* is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms  $T_n$  used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects  $t_{\rm IS}$ , due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of  $t_{\rm IS1}$  with the number of terms connected per OR.

The PLS167 AC electrical characteristics contain three limits for the parameters  $t_{\rm IS1}$  and  $t_{\rm IS2}$  (refer to Figure 1). The first,  $t_{\rm IS1A}$  is guaranteed for a device with 48 terms connected to any OR line.  $t_{\rm IS1B}$  is guaranteed for a device with 32 terms connected to any OR line. And  $t_{\rm IS1C}$  is guranteed for a device with 24 terms connected to any OR line. And  $t_{\rm IS1C}$  is guranteed for a device with 24 terms connected to any OR line.

The three other entries in the AC table, t<sub>IS2</sub> A, B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The PLS167A AC electrical characteristics contain two limits for the parameters I<sub>IS1</sub> and I<sub>IS2</sub> (refer to Figure 2). The first, I<sub>IS1A</sub> is guaranteed for a device with 24 terms connected to any OR line. I<sub>IS1B</sub> is guaranteed for a device with 16 terms connected to any OR line. OR line.





Figure 1. PLS167 t<sub>IS1</sub> vs. Terms/OR Connected




The two other entries in the AC table,  $t_{\rm IS2}$  A and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of  $t_{\rm IS}$  for a given application can be determined by identifying the OR line with the maximum number of  $T_n$  connections. This can be done by referring to the interconnect pattern in the PLS logic diagram, typically illustrated in Figure 3, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table

This number plotted on the curve in Figure 1 or Figure 2 will yield the worst case  $t_{\rm IS}$  and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.



**PLS167/A** 

#### LOGIC PROGRAMMING

The PLS167/A devices are fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Phillips Semiconductors: SNAP design software package. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLS167/A architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLS167/A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors SNAP PLD design software package.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

## PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-party Programmer/ Software Support) of this data handbook for additional information.


#### PRESET/OE OPTION - (P/E)




#### PROGRAMMING:

The PS167/A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


### "AND" ARRAY - (I), (P)



### "OR" ARRAY - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### NOTES:

- This is the initial unprogrammed state of all links.
- Any gate T<sub>n</sub> will be unconditionally inhibited if both the true and complement of any input (I, P) are left intact.
- To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T<sub>n</sub> (see flip-flop truth tables).
- To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T<sub>n</sub>.

**PLS167/A** 

#### **PROGRAM TABLE**

																							PR	OGRAM TABLE EN	ITRIE	S										
	CU	ST	ON	IER	N	AM	E_															_		AND		_	Τ.				OF					
	PU	RC	HA	SE	OI	RD	ER	#											_					INACTIVE 0	l				INA	CTIV	/E	,	0	]		
				DΕ								CF	(X)	XX	K)				_			ı	_	GENERATE ' A	_		i	_	SET			,	Н	]	Ne,	Fr
	CU	ST	ON	IER	S	YM	во	LΙΖ	ED	PA	RT	#							_			H		PROPAGATE . •		'n	İ			ET		i	L	4	,	••
	то	TA	LN	UM	IBE	R	OF	PA	RT	S		_							_				L	TRANSPARENT -			1	L	Ю	CHA	NGE	-	_	╛		
1				M.						_									_					INACTIVE 0			ŀ		_			TIO				
1	RE	٧																	_					I,P i H	١.	P <sub>8</sub>	<u> </u> -	-	_		OP	110		<del>-</del> -		
	DA	TE																	_					Ī, P ' L	'm·	-8	i	-			r		H	4	P/E	Ξ
																			_				L	DON'T CARE , -	l		i	L	ÓΕ				L	لـ		
1											ANI	)														F	_			С	OTT 90		Ē)	_		<u> </u>
75011							IN	PUT	r (Im	,)						Γ	P	RES	ENI	ST	ATE	(P <sub>8</sub> )	)	REMARKS			- (	NEX	T S	TATE	(Ns)		0	UTP	UT (	(Fr)
TERM 0	Cn	13	12	līi į	10	9	B	ī	6	5	4	3	2	1	ő	7	6	Š	4	3	2		0			ī					2					
0	<del> </del>	H	⊬		-			•	H	-	-	:			L	-			_				_							П	-	Τ.	Ι		F	$\equiv$
2												<u> </u>					L				_	-	-					-	-	Н	-	+-	†-		+-	+
3	H	-	⊬		H	├	<u> </u>	<u>.                                    </u>	-	<u> </u>	_					L							F									Ŧ	$\bot$		Ι.	$\Box$
5		L	L									1		E					1	_	_						_	-		Н	+	+	╁	$\vdash$	<del> </del>	$\vdash$
<u>6</u>	H	L		-	_	<u> </u>			_	ļ_		1		_																	-	1	$\sqsubset$			
8				<del>i -</del>				•	<del> </del> -	<u> </u>	1	•		├	-	⊢	$\vdash$	$\vdash$				H				Н	_			Н	÷	+	╁	╁	╁	₩
10	H	⊢				H		-		-				L.					- '												$\Rightarrow$	1	1		1	
11				-					_		t	:	-	-	-	H	$\vdash$	-	-			Н				Н			_	Н		+-	┼-	├-	+-	+
12	⊢	<u> </u>	-	_	_	-		:			-	_																				T	I	匚		$\Box$
14				1	_	-						_		-	H	<del> </del> -	-		_	=	-	-	H			-			_	Н	+	+	╁	⊢	╁	⊢
15 16	⊢	⊢			_	-		_	L			-												ļ							-	1	1		Ļ	
17			1	•			_	<u>.                                    </u>		l.	t	•			$\vdash$	H	$\vdash$	-			-	$\vdash$	_			Н				┝┈┤	÷	+	╀	$\vdash$	-	⊢
18			-					1	F																							1_	1_		ļ	$\Box$
20							-	·	┢	$\vdash$	H		-			┢	-	-	_	_			-			$\vdash$	_			Н		+	╂	⊢	+	
21 22			_	Ī	_		_	:_			ļ	_														Ш					-:	T	E	⊏		
23			$\vdash$	-			$\vdash$		H		$\vdash$	<u>-</u>		_	$\vdash$	┢	-	-	-		-					Н	-			Н		+-	╁	├	╁	$\vdash$
24 25		_		_	_		•	ı															_								i	$^{\perp}$	1			
26			1			-		-	H	╁╾		<u>-</u>			Н		H	-					_	·				-		Н		╁	╁	⊢	+	$\vdash$
27 28				-	_				<u> </u>	_																				П	-	丰	I	匚		$\Box$
29					_	┢			-	┢	$\vdash$	_		_		Н	Н	-	-	-	-							-	-	Н	÷	+	╀	⊢	╁	⊢
30 31		_					$\vdash$	_						_													_				$\rightarrow$		匚	匚		
32			$\vdash$			H		:		├	-	-		_	┝	Н	H			-			-			$\vdash$	_		_	$\vdash$	-	+	⊬	⊢	╁	⊢
33		L		_				_								Ш															- 1	1	丰			I
34 35								-		$\vdash$		<u>.                                    </u>				$\vdash$	$\vdash$		_	<u> </u>	-	$\dashv$		<del></del>		H			_	$\vdash$		╁	╁	$\vdash$	-	$\vdash$
36 37	_	_				_		:																		П					•	T	匚			$\Box$
38			-	-	_	┢			$\vdash$		$\vdash$	-	Н			-	H		_		-						_	$\dashv$		H	÷	+	⊬	-	-	Н
39												:_				П					$\Box$															
40	Н		$\vdash$	:-		-		-	-	-	-	-	$\vdash$			Н	-	-	_	-	-	$\vdash$	_	-		H		-	_	$\vdash$		+	⊬	-		$\vdash$
42					_			$\equiv$					Ш																		$\pm$	t	上			
43	$\vdash$	_	$\vdash$	_		-	Н	_	⊢	-	+	_			-	Н		-		_	_					$\vdash$		_	_	Н	- 1	+	⊢			Н
45		_																														1	上			$\Box$
46 47	H			-	_			<u>.                                    </u>	H		1	_	_		$\vdash$	Н					$\dashv$		_			$\vdash$	_	$\dashv$	-	Н		╁	⊬	-	-	$\vdash$
PI										Г		П				Т												1		1	1	$\dagger$	t	t	H	Н
NO		17	18	19	20	21	22	23	2	3	4	5	6	7	8																1	5 14	13	11	10	9
, E	آ ر																																Γ			П
VARIABLE	NAME																																			
<u>\$</u>																																				

#### NOTES:

- 1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.

  Unused C<sub>n</sub>, I<sub>m</sub>, and P<sub>s</sub> bits are normally programmed Don't Care (–).

  Unused Transition Terms can be left blank for future code modification, or programmed as (–) for maximum speed.

- 4. Letters in variable fields are used as identifiers by logic type programmers.


PLS167/A


#### **TEST ARRAY**

The PLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the PLS and applying the proper input sequence to  $l_{0.13}$  as shown in the test circuit timing diagram.





State Diagram


**PLS Under Test** 

T											A	QN		_								_	
E R M	С	-	T1-	Γī	Ţī	L_		_	11	NPU	r (im	1)					Pf	RESI	ENT	STA	TE (I	<b>,</b> s)	
		3	2	1	0	9	<b>-8</b>	7	6	5	4	3	2	7-	T 0	7	F6 7	5	T 4	3	T2	Γī	Tō
48	A	Н	Н	Н	н	Н	Н	H	н	н	н	H	н	н	н	н	н	н	H	н	н	н	Н
49		L	ī	L	L	L	L	L	L	L		ī	T	Т	ı	ī	Η̈́	i i	H	÷	Η̈́	÷	1

			0	PΠ	ON (I	P/E)					Н
					OF	1					_
	N	EXT	STA	ATE :	(Ns)			o	UTP	UT (I	Fr)
7	6	5	4	3	2	ī	0	3	2	1	ō
	٦	L	L	L	L	L	L	L	L	L	L
H	Ξ	H	н	н	н	н	Н	н	н	н	н

**Test Array Program** 

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any Signetic's qualified programming equipment.



					OPT	ION	(P/E	)					н
						_ 0	R						
	N	EXT:	STAT	TE (F	ds)				ΟU	TPU	T (Fi	7)	
7	6	5	4	3	2	[7	To 1	5	4	3	2	1	0
_	_	-	ŀ	-	-	-	-	-	-	-	-	-	Ι-
-	-	-	-	-	-	_	-	<u> </u>	-	_	_	-	-

**Test Array Deleted** 

**PLS167/A** 

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**

