

Features

- 1,048,576 word by 4 bit organization
- Power Supply: $3.3 \pm 0.3 \text{V}$ or $5.0 \pm 0.5 \text{V}$
- · Standard Power (SP) and Low Power (LP)
- · 1024 Refresh Cycles
 - 16 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- · High Performance:

		-60	-70
t _{RAC}	RAS Access Time	60ns	70ns
t _{CAC}	CAS Access Time	15ns	18ns
t _{AA}	Column Address Access Time	30ns	35ns
t _{RC}	Cycle Time	110ns	130ns
t _{PC}	Fast Page Mode Cycle Time	40ns	40ns


- Power Dissipation
 - Active (max)
 - 85 mA / 70 mA (5.0V)
 - 95 mA / 80 mA (3.3V)
 - Standby Current: TTL Inputs (max)
 - 2.0 mA (SP version)
 - 1.0 mA (LP version)
 - Standby Current: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.15 mA (LP version)
- Fast Page Mode
- RAS Only, and CAS before RAS Refresh
- · Hidden Refresh
- Self-Refresh (LP version only)
- Packages: SOJ-26/20 (300mil) TSOP-26/20 (300mil)

Description

The IBM014400 is a fast-page dynamic RAM organized 1,048,576 words by 4 bits. The devices are fabricated in IBM's 4M-bit Shrink 2 CMOS silicon gate technology. The circuits and process have been designed to provide high performance, low power dissipation, and high reliability. The devices operate with either a 5.0V \pm 0.5V or 3.3V \pm 0.3V power supply and are offered in a plastic 26/20 pin SOJ (300mil) or TSOP (300mil) package. Refreshing may be accomplished by means of a CAS before RAS refresh cycle (CBR) that internally generates the refresh address. RAS - only refresh cycles can

also refresh all memory locations. Self-Refresh mode is entered by holding \overline{RAS} low for $\geq 100 \mu S$ during a CBR cycle. Detection of this long \overline{RAS} time during a CBR cycle starts an internal oscillator that maintains data integrity without external clocking. Self-Refresh mode is included as a standard feature for Low Power devices (IBM014400M and IBM014400P). Self Refresh operating current is $\leq 170 \mu A$ (max) and typically $\leq 100 \mu A$. All low power devices support Extended Data Retention of 128ms, eight times (8x) the retention supported by IBM's standard power devices.

Pin Assignments



Pin Description

A0 - A9	Address Input
1/00 - 1/03	Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
ŌĒ	Output Enable
V _{CC}	Power (5.0V or 3.3V)
V _{SS}	Ground



Ordering Information


Part Number	SP/LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM014400J1 -60	SP	No	5.0V	60ns	300mil SOJ 26/20	1
IBM014400J1 -70	SP	No	5.0V	70ns	300mil SOJ 26/20	1
IBM014400BJ1 -60	SP	No	3.3V	60ns	300mil SOJ 26/20	1
IBM014400BJ1 -70	SP	No	3.3V	70ns	300mil SOJ 26/20	1
IBM014400MJ1 -60	LP	Yes	5.0V	60ns	300mil SOJ 26/20	1
IBM014400MJ1 -70	LP	Yes	5.0V	70ns	300mil SOJ 26/20	1
IBM014400PJ1 -60	LP	Yes	3.3V	60ns	300mil SOJ 26/20	1
IBM014400PJ1 -70	LP	Yes	3.3V	70ns	300mil SOJ 26/20	1
IBM014400MT1 -60	LP	Yes	5.0V	60ns	300mil TSOP 26/20	1
IBM014400MT1 -70	LP	Yes	5.0V	70ns	300mil TSOP 26/20	1
IBM014400PT1 -60	LP	Yes	3.3V	60ns	300mil TSOP 26/20	1
IBM014400PT1 -70	LP	Yes	3.3V	70ns	300mil TSOP 26/20	1

^{1.} SP = Standard Power version (IBM014400 and IBM014400B); LP = Low Power version (IBM014400M and IBM014400P)





Block Diagram



Truth Table

Function		RAS	CAS	WE	ŌĒ	Row Address	Col. Address	I/O0 - I/O3
Standby		Н	H→X	х	Х	х	х	High Impedance
Read		L	L	Н	L	Row	Col.	Data Out
Early-Write		L	L	L	Х	Row	Col.	Data In
Delayed-Write		L	L	H→L	Н	Row	Col.	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col.	Data Out, Data In
Fast Page Mode Read	1st Cycle	L	H→L	Н	L	Row	Col.	Data Out
rast rage Mode Read	2nd Cycle	L	H→L	Н	L	N/A	Col.	Data Out
Foot Dago Made Write	1st Cycle	L	H→L	L	Х	Row	Col.	Data In
Fast Page Mode Write	2nd Cycle	L	H→L	L	х	N/A	Col.	Data In
Fast Page Mode Read-Modify-	1st Cycle	L	H→L	H→L	L→H	Row	Col.	Data Out, Data In
Write	2nd Cycle	L	H→L	H→L	L→H	N/A	Col.	Data Out, Data In
RAS-Only Refresh		L	Н	Х	Х	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	Н	х	х	N/A	High Impedance
Hidden Refresh Read		L→H→L	L	Н	L	Row	Col.	Data Out
Self Refresh (LP version only)		H→L	L	L	Н	х	×	X



Absolute Maximum Ratings

Symbol	Parameter	Rating		Parameter Rating			
Symbol	Farameter	3.3 Volt Device 5.0 Volt Device					
V _{CC}	Power Supply Voltage	-0.5 to +4.1	-1.0 to +6.0	V	1		
V_{iN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	V	1		
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.1)	-0.5 to min (V _{CC} +0.5, 6.0)	V	1		
T _A	Operating Temperature	0 to +70	0 to +70	°C	1		
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1		
PD	Power Dissipation	1.0	1.0	w	1		
l _{out}	Short Circuit Output Current	20	50	mA	1		

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (TA=0 to 70°C)

Symbol	Parameter	5.0 Volt Devices			3	.3 Volt Devi	ces	Units	Netss
Cynnoon	Symbol Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Notes
V _{CC}	Supply Voltage	4.5	5.0	5.5	3.0	3.3	3.6	ν	1
V _{IH}	Input High Voltage	2.4	_	V _{CC} + 0.5	2.0		V _{CC} + 0.3	٧	1
V _{IL}	Input Low Voltage	-0.5	_	0.8	-0.3		0.8	٧	1


^{1.} All voltages referenced to V_{SS}=0V.


Capacitance (TA=25°C, f=1MHz)

Symbol	Parameter	Min.	Max	Units	Notes
C _{I1}	Input Capacitance (Addresses)		5	pF	1
C _{i2}	Input Capacitance (RAS, CAS, WE, OE)		7	pF	1
C _o	Output Capacitance (I/O's)	_	7	pF	1

1. Input capacitance measurements made with rise time shift method with $\overline{CAS} = V_{IH}$ to disable output.

www.DataSheet4U.com







DC Electrical Characteristics (T_A= 0 to +70 C, V_{CC} = 3.3V \pm 0.3V or V_{CC} = 5.0V \pm 0.5V)

Symbol	Barrantan		3.3 Vol	t Device	5.0 Vol	Device		
Symbol	Parameter		Min.	Max.	Min.	Max.	Units	Notes
1	Operating Current	-60	_	95	_	85		
I _{CC1}	Average Power Supply Operating Current (RAS and CAS Cycling: t _{RC} = t _{RC} min.)	-70	_	80	_	70	mA	1,2,3,4
	Standby Current (TTL) Power Supply Standby Current	SP version	-	2.0	_	2.0		
I _{CC2}	(RAS = CAS ≥ V _{IH} min)	LP version	_	1.0		1.0	mA	4
1	RAS Only Refresh Current	-60	<u> </u>	95	_	85	_	
lcc3	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS ≥ V _{IH} min: t _{RC} = t _{RC} min)	-70	_	80	_	70	mA	1,3,4
1	Fast Page Mode Current Average Power Supply Current, Fast Page Mode	-60		65	_	60		
ICC4	(RAS ≤ V _{IL} min, CAS Cycling, t _{PC} = t _{PC} min)	-70	_	65	_	60	mA	1,2,3,4
1	Standby Current (CMOS) Power Supply Standby Current	SP version	-	1	_	1	_	
I _{CC5}	(RAS = CAS ≥ V _{IH})	LP version		0.15		0.15	mA	7,8
l	CAS Before RAS Refresh Current	-60		95	-	85	_	
I _{CC6}	(RAS Cycling, CAS before RAS, t _{RC} = t _{RC} min)	-70	_	80	_	70	mA	1,3,4,5
I _{CC7}	Self Refresh Current, LP version only Average Power Supply Current during Self Refresh (CBR cycle with RAS ≥ t _{RASS} (min))			170	_	170	μА	7,8
I _{CC8}	Battery Backup Refresh Current, LP version only Average Power Supply Current during Battery Backup re (CAS ≤V _{IL} , WE ≥V _{IH} , t _{RAS} ≤ 1µSec, t _{RC} =125µSec)	rfresh	_	300		300	μΑ	7,8,9
I _{CC9}	Standby Current Standby current with Output's enabled (RAS ≥ V _{IH} (min) and CAS ≤ V _{IL} (max))		_	5		5	mA	4,6
l _{I(L)}	Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 1.0V))$ for 5.0V, or $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$ for 3.3V. All Other Pins Not Un	der Test = 0V	-10	+10	-10	+10	μА	
I _{O(L)}	Output Leakage Current (D_{OUT} is disabled, $0.0 \le V_{OUT} \le V_{CC}$ max)		-10	+10	-10	+10	μΑ	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -5mA for 5.0V, or I _{OUT} = -2mA for 3.3V)	, , , , , , , , , , , , , , , , , , , ,	2.4	Vcc	2.4	V _{CC}	٧	
V _{OL}	Dutput Level (TTL) Dutput "L" Level Voltage lout = +4.2mA for 5.0V, or lout = +2mA for 3.3V)		_	0.4	_	0.4	v	

- 1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
- 2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 3. Column address can be changed once or less while \overline{RAS} =V_{IL} and \overline{CAS} =V_{IH}.
- 4. All I/O and other input pins must be $\leq V_{IL}(max)$ or $\geq V_{IH}(min)$.
- 5. Enables on-chip refresh and address counters.
- 6. Assumes no resistive loads on I/O pins.
- 7. $((V_{CC}-0.2V \le V_{IH} \le V_{CC}+0.5V)$ and $(0.0V \le V_{IL} \le 0.2V))$ for 5.0V, or $((V_{CC}-0.2V \le V_{IH} \le V_{CC}+0.3V)$ and $(0.0V \le V_{IL} \le 0.2V))$ for 3.3V.
- 8. All other I/O and other inputs at V_{IH} or V_{IL} .
- 9. 1024 rows at 128µs = 128ms.

IBM014400M IBM014400 IBM014400P IBM014400B **1M x 4 10/10 DRAM**



AC Characteristics (T_A=0 to +70°C)

- 1. An initial pause of 100µs is required after power-up followed by 8 RAS only refresh cycles or 8 CAS before RAS refresh cycles.
- AC measurements assume t_T=5ns.
- 3. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between \(V_H \) and \(V_{IL} \) (or between \(V_{IL} \) and \(V_{IH} \)) in a monotonic manner.
- 5. If $\overline{\sf OE}$ is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.
- If CAS ≥ V_{IH}(min), data outputs are in high impedance.

Read, Write, Read-Modify-Write and Ref. Cycles (Common Parameters)

Symbol	Parameter	-(60	-7	0	6 1 14	NI-t
Cymbol	raidiletei	Min.	Max.	Min.	Max.	Units	Notes
t _{RC}	Random Read or Write Cycle Time	110	_	130	_	ns	
t _{RP}	RAS Precharge Time	40	<u> </u>	50	-	ns	
t _{CP}	CAS Precharge Time	10		10	_	ns	
t _{RAS}	RAS Pulse Width	60	10K	70	10K	ns	
t _{CAS}	CAS Pulse Width	15	100K	18	100K	ns	
t _{asr}	Row Address Setup Time	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	10	<u> </u>	10		ns	
tasc	Column Address Setup Time	0	_	0	_	ns	
t _{CAH}	Column Address Hold Time	10		10	_	ns	
t _{RCD}	RAS to CAS Delay Time	20	45	20	52	ns	3
t _{RAD}	RAS to Column Address Delay Time	13	30	15	35	ns	4
t _{RSH}	RAS Hold Time	15		18	_	ns	
t _{сsн}	CAS Hold Time	60	_	70	_	ns	
t _{CRP}	CAS to RAS Precharge Time	5	_	5	_	ns	
t _{ODD}	OE to D _{IN} Delay Time	15	_	20	_	ns	5
t _{DZO}	OE Delay Time From D _{IN}	0	_	0	_	ns	6
t _{DZC}	CAS Delay Time From D _{IN}	0	_	0	_	ns	6
t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	1,2,7

- 1. AC measurements assume t_T=5ns.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- 3. Operation within the t_{RCD}(max) limit ensures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled by t_{CAC}.
- 4. Operation within the t_{RAD}(max) limit ensures that t_{RAD}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{RA}.
- 5. Either t_{CDD} or t_{ODD} must be satisfied.
- 6. Either t_{DZC} or t_{DZO} must be satisfied.
- 7. In addition to meeting the transition rate specification, all input signals must transit between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.



IBM014400 IBM014400M IBM014400B IBM014400P

1M x 4 10/10 DRAM

Write Cycle

Symbol	Parameter	-6	30	-	70	Units	Notes
Symbol	Farameter	Min.	Max.	M in.	Max.	Units	
twcs	Write Command Set Up Time	0	_	0	_	ns	1,3,4
twch	Write Command Hold Time	10		15	_	ns	3
t _{WP}	Write Command Pulse Width	10	_	15	_	ns	3
t _{RWL}	Write Command to RAS Lead Time	15	_	18	_	ns	
tcwL	Write Command to CAS Lead Time	15	_	18		ns	
tos	D _{IN} Setup Time	0	_	0	_	пѕ	2
t _{DH}	D _{IN} Hold Time	12	_	15	_	ns	2

- 1. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD}, t_{CWD}, and t_{AWD} apply to Read-Modify-Write cycles. If t_{WCS} ≥ t_{WCS}(min), the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ t_{CWD}(min), and t_{AWD} ≥ t_{AWD}(min), the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
- 2. These parameters are referenced to the falling edge of CAS for Early-Write cycles and to the falling edge of WE for Delayed-Write or Read-Modify-Write cycles.
- 3. Parameter t_{WP} is applicable for a Delayed-Write cycle such as a Read-Write or Read-Modify-Write cycle. For Early-Write cycles, both t_{WCS} and t_{WCH} must be met.
- 4. The I/O pins go into high impedance during Read cycles once t_{OEZ} of t_{OFF} occurs. If $\overline{\text{CAS}}$ goes high first, $\overline{\text{OE}}$ becomes a "don't care". If $\overline{\text{OE}}$ goes high and $\overline{\text{CAS}}$ stays low, $\overline{\text{OE}}$ is not a "don't care", and the I/Os will provide the previously read data if $\overline{\text{OE}}$ is taken back low (while $\overline{\text{CAS}}$ remains low).

Read-Modify-Write-Cycle

Symbol	Parameter	-60		-70		Linite	
- Oyiliboi	Falametei	Min.	Max.	Min.	Max.	Units	Notes
t _{RWC}	Read-Modify-Write Cycle Time	145	_	175	_	ns	
t _{RWD}	RAS to WE Delay Time	80		90	_	ns	1
tcwp	CAS to WE Delay Time	35	_	40	_	ns	1
t _{AWD}	Column Address to WE Delay Time	50	_	55	_	ns	1
t _{OEH}	OE Command Hold Time	15	_	15	_	ns	2

- 1. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. t_{RWD}, t_{CWD}, and t_{AWD} apply to Read-Modify-Write cycles. If t_{WCS} ≥ t_{WCS}(min), the cycle is an Early Write cycle and the data I/O pins will remain open circuit (high impedance) throughout the entire cycle. If t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ t_{CWD}(min), and t_{AWD} ≥ t_{AWD}(min), the cycle is a Read-Modify-Write cycle and the data I/O pins will contain read data from the selected cells. If neither of the above sets of conditions are satisfied, the condition of the data I/O pins (at access time) is indeterminate.
- 2. These parameters are referenced to the falling edge of CAS for Early-Write cycles and to the falling edge of WE for Late-Write and Read-Modify-Write cycles must have both to and to the satisfied (OE high during Write cycle) in order to insure that the output buffers will be in high impedance during the Write cycle. The data I/O pins will remain in high impedance until the next valid Read cycle.

1M x 4 10/10 DRAM



Read Cycle

Symbol	Parameter	-4	30	-7	70		
Symbol	Farameter	Min.	Max.	Min.	Max.	Units	Notes
t _{RAC}	Access Time from RAS		60	_	70	ns	1,4
t _{CAC}	Access Time from CAS		15	_	18	ns	2,4,7
t _{AA}	Access Time from Address	_	30	_	35	ns	4,7,8
t _{oea}	Access Time From OE	_	15		18	ns	4,9
t _{RCS}	Read Command Setup Time	О	_	0		ns	
t _{RCH}	Read Command Hold Time to CAS	0	-	0	_	ns	5
t _{RRH}	Read Command Hold Time to RAS	0	_	0	_	ns	5
t _{RAL}	Column Address to RAS Lead Time	30		35		ns	
tcız	CAS to Output in Low-Z	0	_	0		ns	4
t _{он}	Output Data Hold Time	0	_	0		ns	
tоно	Output Data Hold From OE	0	_	0	_	ns	
toff	Output Buffer Turn-Off Delay From CAS	0	15	0	15	ns	6
t _{OEZ}	Output Buffer Turn-Off Delay From OE	0	15	0	15	ns	6
t _{OES}	OE Setup Time prior to RAS	0	_	0	_	ns	
t _{CDD}	CAS to D _{IN} Delay Time	15	_	20	_	ns	3

- Assumes that t_{RCD} ≤ t_{RCD}(max) and t_{RAD} ≤ t_{RAD}(max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, then t_{RAC} will exceed the value shown.
- 2. Assumes that $t_{RCD} \ge t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$.
- 3. Either t_{CDD} or t_{ODD} must be satisfied.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 5. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.
- 6. t_{OFF}(max) and t_{OEZ}(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 7. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
- 8. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \ge t_{RAD}(max)$.
- 9. If $\overline{\text{OE}}$ is tied permanently low, Late-Write or Read-Modify-Write operations are not possible.

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	-60		-70		\$ 1:t-	
- Cymbol		Min.	Max.	Min.	Max.	Units	Notes
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	85		90	_	ns	



IBM014400 IBM014400M IBM014400B IBM014400P 1M x 4 10/10 DRAM

Fast Page Mode Cycle

Symbol	Parameter	-	-60		-70		
		Min.	Max.	Min.	Max.	Units	Notes
t _{PC}	Fast Page Mode Cycle Time	40		40		ns	
t _{RASP}	Fast Page Mode RAS Pulse Width	60	100K	70	100K	ns	2
t CPA	Access Time from CAS Precharge	_	35	_	40	ns	1
t _{CPRH}	RAS Hold Time from CAS Precharge	35	_	40	_	ns	

^{1.} Measured with a load circuit equivalent to 2 TTL loads and 100pF.

Refresh Cycle

Symbol	Parameter		-60		-70			
			Min. Max	Max.	Min.	Max.	Units	Notes
t _{CSR}	CAS Setup Time (CAS before RAS Refresh)		5	_	5	_	ns	1
t _{CHR}	CAS Hold Time (CAS before RAS Refresh)		10	_	10		ns	1
t _{WRP}	WE Setup Time (CAS before RAS Refresh)		10	_	10	_	ns	
t _{WRH}	WE Hold Time (CAS before RAS Refresh)		10	_	10	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time		0		0	_	ns	
t _{REF}	Refresh period	SP version	-	16	_	16	ms	2
		LP version	_	128	_	128		

^{1.} Enables on-chip refresh and address counters.

Self Refresh Cycle - Low Power version only

Symbol	Parameter	-60		-70			
		Min.	Max.	Min.	Max.	Units	Notes
t _{RASS}	RAS Pulse Width (Self Refresh)	100		100	_	μs	1,2
t _{RPS}	RAS Precharge Time During Self Refresh Cycle	110	_	130	_	ns	1
t _{CHD}	CAS Hold Time During Self Refresh Cycle	10	_	10	_	ns	1

^{1.} When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation: If row addresses are being refreshed in a EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh. If row addresses are being refreshed in a ROR manner over the refresh interval, then a full burst of all row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh. If row addresses are being refreshed in a CBR-Burst manner over the refresh interval (i.e. burst of 8), then upon exiting from Self Refresh the user must conform to whatever refresh (i.e. burst of 8) method that was being used prior to entering Self Refresh.


^{2.} t_{RASP} defines t_{RAS} in fast page mode cycles.

^{2. 1024} cycles.

^{2.} I/O pins will go into high impedance after 100us.




Read Cycle






IBM014400 IBM014400M IBM014400B IBM014400P 1M x 4 10/10 DRAM

Write Cycle (Early Write)






Write Cycle (Delayed Write)






Read-Modify-Write Cycle



*Output remains Hi-Z because WE is latched internally following two min.




Fast Page Mode Read Cycle






Fast Page Mode Write Cycle



: "H" or "L"




Fast Page Mode Read-Modify-Write Cycle







RAS Only Refresh Cycle






NOTE: $\overline{\text{WE}}$, $\overline{\text{OE}}$ and D_{IN} are "H" or "L"



CAS Before **RAS** Refresh Cycle






NOTE: Address is "H" or "L"




IBM014400 IBM014400M IBM014400B IBM014400P 1M x 4 10/10 DRAM

Hidden Refresh Cycle (Read)






Hidden Refresh Cycle (Write)





IBM014400 IBM014400M IBM014400B IBM014400P 1M x 4 10/10 DRAM

Self Refresh Cycle (Sleep Mode) - Low Power version only







NOTE: Address and OE are "H" or "L"


Once \overline{RAS} (min) is provided and \overline{RAS} remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."



Package Dimensions (300mil; 26/20 lead; Small Outline J-Lead)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.






PACKAGE DIMENSIONS (300mil; 26/20 lead; Thin Small Outline Package)







NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.

IBM014400M IBM014400 IBM014400P IBM014400B

1M x 4 10/10 DRAM



Revision Log

Revision	Contents of Modification			
12/13/94	Initial Release			
01/17/95	t _{RPC} removed from CAS Before RAS Refresh Cycle timing diagram (end of cycle only). CAS specified as "Don't Care" after t _{CHR} .			
	2. Corrected t _{RPC} value for -70; value changed from 10 to 0.			
	Packaging diagrams updated.			
	The Low Power and Standard Power Specifications were combined. ES# 27H4338 and ES# 27H4339 were combined into ES# 27H4339.			
	3. Truth Table added.			
	4. V _{IN} and V _{OUT} were added to the Absolute Maximum Ratings table.			
404005	5. t _{CAH} was changed from 15ns to 10ns for the -70 speed sort.			
12/10/95	6. t _{DH} was reduced from 15ns to 12ns for the -60 speed sort.			
	7. t _{CHS} was removed from the Self Refresh Cycle.			
	8. t _{CHD} was added to the Self Refresh Cycle with a value of 10ns for all speed sorts.			
	 The Self Refresh timing diagram was changed to allow CAS to go high t_{CHD} (10ns) after RAS falls entering a Self Refresh. 			
	10. The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.			
05/06/06	Die Revision G Part Numbers added.			
05/06/96	2. Add Hidden Refresh (Write) timing diagram.			