

October 2009

FUSB1500 / FUSB1501 — USB2.0 Full-Speed / Low-Speed Transceiver with Charger Detection

Features

- Complies with USB2.0 Specification
- Supports 12Mbps and 1.5Mbps USB2.0 Speeds
 - FUSB1501: Differential Mode Signaling
 - FUSB1500: Single Ended (SE) Mode Signaling
 - Slew-Rate Controlled Differential Data Driver
 - Differential Input Receiver with Wide Common-Mode Range and High Input Sensitivity
 - Stable RCV Output during SE0 Condition
 - Two Single-Ended Receivers with Hysteresis
- Supports I/O Voltage: 1.65V to 3.6V

Applications

- Dual-Camera Applications for Cell Phones
- Dual-LCD Applications for Cell Phones, Digital Camera Displays, and Viewfinders

Description

The FUSB1500/1501 is a USB2.0 FS/LS transceiver with resistive charger detection. It is compliant with the Universal Serial Bus Specification, Rev. 2.0 (USB2.0).

Ideal for portable electronic devices; such as mobile phones, digital still cameras, and personal digital assistants; it allows USB Application Specific ICs (ASICs) and Programmable Logic Devices (PLDs) with power supply voltages from 1.65V to 3.6V to interface with the physical layer of the Universal Serial Bus.

The FUSB1500/1501 can be used as a USB device transceiver or a USB host transceiver. It can transmit and receive serial data at both full-speed (12Mbps) and low-speed (1.5Mbps) data rates.

The FUSB1500 supports the SE Mode controller interface and the FUSB1501 supports the differential mode controller interface.

IMPORTANT NOTE:

For additional performance information, please contact analogswitch@fairchildsemi.com.

Ordering Information

Part Number	Operating Temperature Range	Top © Eco Mark Status		Package	Packing Method
FUSB1500MHX	-40 to +85°C	FUSB 1500 Green 16-Pin, Molded Leadless Package (MLP), JEDEC MO217 Equivalent, 3mm Square		Tape and Reel	
FUSB1501MHX (Preliminary)	-40 to +85°C	FUSB 16-Pin Moldad Laadless Package (MLP)		Tape and Reel	

For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Block Diagram VIO VREF Level Translators & Control Logic INT_N SUSPEND VREG3V3 Auto Connect & SPEED_N CONFIG_INT Charger **Detection Control CONFIG** Vpu3V3 [≶150k 1.5k OE_N (FS connection) 33 D+ VO/VPO D-FSE0/VMO ·W 33 **RCV** HiZ & Pull Downs ۷P VMHIZ \lessgtr R $_{\rm HIZ}$ **GND** Figure 1. Functional Block Diagram

Pin Configuration




Figure 2. Pin Configuration (Top-Through View)

Pin Definitions

Pin#	Name	I/O	Description		
1	OE_N	1	Output enable. Active LOW enables the transceiver to transmit data on the bus. When not active, the transceiver is in the receive mode (CMOS level is relative to V_{IO}).		
2	RCV	0	Receive data output. Non-inverted CMOS level output for USB differential input (CMOS output level is relative to V_{IO}). Driven LOW when SUSPND mode is active; (SUSPND is only enabled per the specific extended control table – see Table 4); RCV output is stable and preserved during SE0 condition.		
3	VP	0	Single-ended D+ receiver output VP (CMOS level relative to V_{IO}); used for external detection of SE0, error conditions, speed of connected device; driven HIGH when no supply connected to V_{REG3V3} .		
4	VM	0	Single-ended D- receiver output VM (CMOS level relative to V_{IO}); used for external detection of SE0, error conditions, speed of connected device; driven HIGH when no supply is connected to V_{REG3V3} .		
5	SUSPND	ı	Suspend. Enables a low-power state (CMOS level is relative to V_{IO}). While the FUSB1500/1501 is suspended, it drives the RCV pin to logic "0" state. (Suspend is only enabled per the specific extended control table – see Table 4).		
6	HiZ	1	High-Z input (CMOS level is relative to V_{IO}). HIGH selects the high-Z mode, which puts all the outputs, including VPU, in high impedance. There is a $100 k\Omega$ weak pull-down on this pin.		
7	VIO		Supply voltage for digital I/O pins (1.65V to 3.6V). When not connected, the D+ and D-pins are in three-state. This supply bus is independent of VPU and VREG3V3.		
8	SPEED_N	1	Speed selection input (CMOS level relative to V_{IO}); adjusts the slew rate of differential outputs D+ and D- according to the extended control table (see Table 4).		
9	D-	AI/O	Data- bus connection.		
10	D+	AI/O	Data+ bus connection; for FS peripheral mode, connect to VPU via 1.5k Ω .		
11	VO/VPO	1	Driver data input (CMOS level is relative to V_{IO}); Schmitt-trigger input; VO is input pin for SE Mode (FUSB1500); VPO is input for Differential Mode (FUSB1501), see Table 2 and Table 3.		
12	FSE0/VMO	ı	Driver data input (CMOS level is relative to V_{IO}); Schmitt-trigger input; FSE0 is input pin for SE Mode (FUSB1500); VMO is input for Differential Mode (FUSB1501), see Table 2 and Table 3.		
13	VREG3V3		Supply voltage input for 3.3V operation.		
14	INT_N	0	This interrupt is active LOW. It is asserted when an SE0 is seen on the USB bus (SE0 detection circuit is only enabled per the specific extended control table). It is also referenced to V_{IO} .		
15	VPU		Pull-up supply voltage (3.3V \pm 300mV); connect an external 1.5k Ω resistor on D+ (FS data rate) or D- (LS data rate). Internal switch is controlled by the CONFIG, SPEED_N, and SUSPND input pins (see Table 4).		
16	CONFIG	I	USB connect or disconnect, software-control input. SPEED_N and SUSPND also gate the pull-up resistor (see Table 4).		
Exposed Die Pad	GND	GND	GND supply bonded to exposed die pad to be connected to the PCB GND.		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V _{IO}	I/O Supply Voltage		-0.5	4.6	V
V _{PU} , V _{REG3V3}	Regulated Supply Voltage and Pull-up Supply		-0.5	4.6	V
I _{LU}	Latch-up Current	$V_{IN} = -1.8 \text{ to } +5.4 \text{V}$		150	mA
I _{IK}	DC Input Current	V _{IN} < 0		-50	mA
V _{IN}	DC Input Voltage ⁽¹⁾		-0.5	V _{IO} +0.5	V
I _{OK}	DC Output Diode Current	$V_{OUT} > V_{REG3V3} \text{ or } < 0$		±50	mA
V _{OUT}	DC Output Voltage ⁽¹⁾		-0.5	V _{IO} +0.5	V
. 7	DC Output Source or Sink Current for D+, D-pins	V _{OUT} = 0 to V _{REG3V3}		±50	^
l _{out}	DC Output Source or Sink Current for RCV, VM/VP	V _{OUT} = 0 to V _{REG3V3}		±15	- mA
I _{VREG3V3} , I _{GND}	DC V _{VREG3V3} or GND Current			±100	mA
		Pins D+, D-, I _{LI} < 3μA	-10500	+10500	
	Human Body Model, JEDEC: JESD22-A114	VREG3V3, VIO, and GND; I _{LI} < 3μA;	-12000	+12000	
ESD		All Other Pins, I _{LI} < 1μA	-6500	+6500	
LOD	Machine Model, JESD22-A115			200	
	Charged Device Model, JEDEC: JESD-C101			+1500	
	150 04000 4 0	Air Gap		+15000	
	IEC 61000-4-2	Contact		+8000	
T _{STG}	Storage Temperature Range		-40	+125	°C
В	Power Discipation	I _{CC(VREG3V3)}		48	mW
P_D	Power Dissipation	I _{CCIO}		9	IIIVV

Note:

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V_{REG3V3}	DC Supply Voltage		3.0	3.6	V
V_{IO}	I/O DC Voltage		1.65	3.6	V
V_{IN}	DC Input Voltage Range		0	V _{IO}	V
V _{AI/O}	DC Input Range for AI/Os	Pins D+ and D-	0	3.6	V
T _A	Operating Ambient Temperature		-40	+85	°C

^{1.} Absolute maximum ratings for I/O must be observed.

Electrical Characteristics — Supply Pins DC Characteristics

Unless otherwise noted, values are over the recommended range of supply voltage and operating free air temperature. $V_{\text{REG3V3}} = 3.0 \text{V}$ to 3.6V and $V_{\text{IO}} = 1.65 \text{V}$ to 3.6V.

Cumbal	Davamatav	Took Conditions	T _A =-40°C to 85°C			- Units
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{REG3V3}	Regulated Supply Input ^(2,3)		3.0	3.3	3.6	V
I _{VREG3V3}	Operating Supply Current (V _{REG3V3}) ⁽⁴⁾	Transmitting and Receiving at 12Mbps; C _{LOAD} = 50pF(D+, D-)		4	8	mA
I _{ccio}	I/O Operating Supply Current ⁽⁴⁾	Transmitting and Receiving at 12Mbps		1	2	mA
l _{IDLE}	Supply Current During FS Idle and SE0 (V _{REG3V3}) ⁽⁵⁾	$\begin{split} & \text{IDLE: V}_{\text{D+}} \geq 3.0 \text{V, V}_{\text{D-}} \leq 0.3 \text{V;} \\ & \text{SE0: V}_{\text{D+}} \leq 0.3 \text{V, V}_{\text{D-}} \leq 0.3 \text{V} \end{split}$			500	μА
ICCIO(STATIC)	I/O Static Supply Current	IDLE, SUSPND, or SE0			20	μА
I _{SUSPND}	Suspend (V _{REG3V3}) Supply Current ⁽⁵⁾	SUSPND = H; OE_N = H or L; D+ = D- = Not Floating; VM = VP = Open			25	μА
I _{DISABLE}	Disable-Mode (V _{REG3V3}) Supply Current ⁽⁵⁾	VIO Not Connected, D+ = D- = Not Floating			25	μА
I _{SHARING}	I/O Sharing-Mode Supply Current	VREG3V3 Not Connected			20	μА
I _{D±} (SHARING)	Sharing-Mode Load Current on D+/D- Pins	VREG3V3 Not Connected, CONFIG = LOW, $V_{D\pm}$ = 3.6V			10	μА
V_{REF}	V _{IO} Threshold-Detection Voltage	Supply Lost			0.5	V
V REF	VIO TITIESTICIO-DETECTION VOITage	Supply Present	1.4			V
V_{IO_hys}	V _{IO} Threshold-Detection Hysteresis Voltage ⁽⁴⁾	V _{REG3V3} = 3.3V		450		mV

Notes:

- 2. I_{LOAD} includes the pull-up resistor current via the VPU pin.
- 3. The minimum voltage in Suspend Mode is 2.7V.
- 4. Not tested in production; value based on characterization.
- 5. Excludes any current from load and V_{PU} or V_{SW} current to the 1.5k Ω and 15k Ω pull-up / pull-down resistors (200 μ A typical).

Electrical Characteristics — Digital Pins DC Characteristics

Excludes D+ and D- pins. Unless otherwise noted, values are over the recommended range of supply voltage and operating free air temperature. $V_{REG3V3} = 3.0V$ to 3.6V and $V_{IO} = 1.65V$ to 3.6V.

0	B	Table Oans Petana	T _A =-40°C	11	
Symbol	Parameter	Test Conditions	Min.	Max.	Units
Input Lev	els		•		
V _{IL}	LOW-Level Input Voltage			0.3	V
V _{IH}	HIGH-Level Input Voltage		0.6 • V _{IO}		V
Output Le	evels				
	LOW Love Code at Value	I _{OL} = 2.0mA		0.4	\ /
V_{OL}	LOW-Level Output Voltage	$I_{OL} = 100 \mu A$		0.15	V
	LHOLL Lavad Outrast Valtages	I _{OH} = 2.0mA	V _{IO} - 0.4		\/
V_{OH}	HIGH-Level Output Voltage	I _{OH} = 100μA	V _{IO} - 0.15		V
Leakage	Current		•		
ILI	Input Leakage Current, Excluding HIZ	V _{IO} = 1.65 to 3.60V	-1	+1	μА
Capacita	nce				
$C_{\text{IN},}C_{\text{I/O}}$	Input Capacitance ⁽⁶⁾	Pin to GND		10	pF
Resistand	ce				
R _{HIZ}	Pull-Down Resistance on HIZ Input Pin		100		kΩ
R _{CHRGPU}	Pull-Up Resistance for CHRGR Function		105	171	kΩ

Note:

6. Not tested in production; value based on characterization.

Electrical Characteristics — Analog I/O Pins DC Characteristics

Unless otherwise noted, values are over the recommended range of supply voltage and operating free air temperature. $V_{\text{REG3V3}} = 3.0 \text{V}$ to 3.6V and $V_{\text{IO}} = 1.65 \text{V}$ to 3.6V.

Ols al	Demonstra	Took Conditions	T _A =-40°0	T _A =-40°C to 85°C		
Symbol	Parameter	Test Conditions	Min.	Max.	- Units	
Input Lev	els – Differential Receiver		•			
V_{DI}	Differential Input Sensitivity	V _{IN(D+)} - V _{IN(D-)}	0.2		V	
V _{CM}	Differential Common Mode Voltage		0.8	2.5	V	
Input Lev	els – Single-Ended Receiver				•	
V _{IL}	LOW-Level Input Voltage			0.8	V	
V _{IH}	HIGH-Level Input Voltage		2.0		V	
V _{HYS}	Hysteresis Voltage ⁽⁷⁾		0.4	0.7	V	
Output Le	evels				•	
V _{OL}	LOW-Level Output Voltage	$R_L = 1.5k\Omega$ to 3.6V		0.3	V	
V _{OH}	HIGH-Level Output Voltage ⁽⁸⁾	$R_L = 15k\Omega$ to GND	2.8	3.6	V	
Leakage (Current					
l _{OFF}	Input Leakage Current – Off State		-1	+1	μA	
Capacitar	nce					
C _{I/O}	I/O Capacitance ⁽⁷⁾	Pin to GND		20	pF	
Resistand	ce					
Z_{DRV}	Driver Output Impedance ⁽⁹⁾	Steady State	34	44	Ω	
Z_{IN}	Driver Input Impedance		10		ΜΩ	
Rsw	Switch Resistance	I _{SW} = 0 to 10mA		15	Ω	
V_{TERM}	Termination Voltage ^(10,11)	R _{PU} - Upstream Port	3.0	3.6	V	
Matan		L				

Notes:

- 7. Not tested in production; value based on characterization.
- 8. V_{OH} minimum = $V_{REG3V3} 0.2V$.
- 9. Includes external 33 Ω ± 1% on both D+ and D- pins to comply with USB2.0.
- 10. This voltage is available at the VPU and VREG3V3 pins.
- 11. Minimum voltage is 2.7V in Suspend Mode.

Electrical Characteristics — AI/O Pins AC Characteristics, Full Speed

Unless otherwise noted, values are over the recommended range of supply voltage and operating free air temperature. $V_{REG3V3} = 3.0V$ to 3.6V and V_{IO} = 1.65V to 3.6V.

Symbol	Parameter		1	Units		
	ol Parameter Test Conditions		Min.	Typ. ⁽¹³⁾	Max.	
Driver C	characteristics, FS Mode				•	
t _{FR}	FS Output Rise Time ^(13,14)	10% to 90% V _{OH} - V _{OL} ; C _L = 50 pF; <i>Figure 3</i>	4		20	ns
t _{FF}	FS Output Fall Time ^(13,14)	90% to 10% V _{OH} - V _{OL} ; C _L = 50 pF; <i>Figure</i> 3	4		20	
t _{FRFM}	FS Rise/Fall Time Match ^(13,14)	t _R /t _F Excludes First Transition from Idle State	90.0		111. 1	%
V _{CRS}	Output Signal Crossover Voltage ^(13,14)	Excludes First Transition from Idle State	1.3	V _{REG3V3} /2 ±200mV	2.0	V
Driver C	characteristics, LS Mode					
t _{LR}	LS Output Rise Time ^(13,14)	10% to 90% V _{OH} - V _{OL} ; C _L = 50 to 600pF; <i>Figure</i> 3	75		300	ns
t _{LF}	LS Output Fall Time ^(13,14)	90% to 10% V _{OH} - V _{OL} ; C _L = 50 to 600pF; <i>Figure 3</i>	75		300	
t _{LRFM}	LS Rise/Fall Time Match ^(13,14)	t _R /t _F Excludes First Transition from Idle State	80		125	%
V _{CRS}	Output Signal Crossover Voltage ^(13,14)	Excludes First Transition from Idle State	1.3		2.0	V
Driver T	iming, FS Mode				•	
t _{PLH}	Propagation Delay,	Input Edge Rates = 2.5ns;			20	ns
t _{PHL}	FSE0/VO/VPO/ VMO to D+/D-	Figure 4			20	ns
t _{PHZ}	Driver Disable Delay, OE_N to D+/D-	Figure 6 , Figure 8			18	ns
t_{PLZ}	Biver Bisable Belay, GL_IV to B1/B	rigare o , rigare o			18	ns
t _{PZH}	Driver Enable Delay, OE_N to D+/D-	Figure 6 , Figure 8			18	ns
t _{PZL}		ga. o o ,ga. o o			18	ns
Driver T	iming, LS Mode ⁽¹³⁾					
Receive	r Timing, FS and LS Mode					
t _{PLH}	Differential Receiver Propagation	$C_L = 15pF$, Figure 5, Figure 9			21	ns
t _{PHL}	Delay, D+/D- to R _{CV} ⁽¹⁵⁾	OL = Topi , Figure 0, Figure 9			21	ns
t _{PLH}	Single-Ended Receiver Propagation Delay, D+/D- to VP, VM	C _L = 15pF, <i>Figure 5, Figure</i> 9			18 18	ns ns
	rection Timing ⁽¹³⁾			<u> </u>		
t _{PWSE0}	SE0 Pulse Width Detection for INT_N ⁽¹³⁾	Suspend, Config,Speed_N=011 VIO=VREG3V3= 3.6V		260		ns

Notes:

- 12. Edge rates of Low Speed (LS) mode dominate; consequently, there are no propagation delays specified for LS Mode.
- 13. Not production tested; guaranteed by characterization.
- 14. Typical conditions are at 25°C and 3.3V.
- 15. Excludes exiting Suspend or HiZ Mode.

Typical Performance Characteristics




Figure 3. Rise and Fall Time




Figure 4. VO/FSE0/VPO/VMO to D+/D-




Figure 5. D+/D- to RCV, VP, and VM





Figure 6. OE_N to D+/D-



 $^{[1]}{\rm FS}$ mode connect to D+; D+ and D- to be matched for ${\rm R_L}/{\rm C_L}$ termination.




Figure 7. Load for D+/D- Figure 8. Load for Enable and Disable Time




Figure 9. Load for VM, VP, and RCV

Functional Description

The FUSB1500/1501 transceiver is designed to convert CMOS data into USB differential bus signal levels and to convert USB differential bus signals to CMOS data. The FUSB1500 supports the SE Mode interface from the controller, whereas the FUSB1501 supports the differential control interface. In addition, both devices have an extended Control Mode that enables a simplified dedicated charger functionality via a weak pull-up resistance (nominally 125k Ω). This mode is described in Table 4.

To minimize EMI and noise, the outputs are edge-rate controlled with the rise and fall times defined for full-speed (12Mbps) and low-speed (1.5Mbps) data rates. The rise and fall times are balanced between the differential pins to minimize skew.

The FUSB1500/1501 is defined as a self-powered device, or bus-powered where the regulation down to 3.3V is external to the FUSB1500/1501, so it accepts the regulated 3.3V as its supply input. The V_{IO} rail supports I/Os of 1.65V to 3.6V.

If V_{IO} is lost, the pins go into the high-Z state. If V_{IO} is present, but the V_{REG3V3} power supply is lost, the high-Z detection circuit still functions.

USB Mode

Table 1 describes the specific pin functionality when USB Traffic Mode is selected. This is also referred to as normal mode. Table 2 and Table 3 describe the specific truth tables for driver and receiver operating functions.

Table 1. Function Table for USB Mode

OE_N	Hi-Z	D+, D-	RCV	VP/VM	Function
LOW	LOW	Driving & Receiving	Active	Active	Normal Driving (Differential Receiver Active)
HIGH	LOW	Receiving ⁽¹⁶⁾	Active	Active	Receiving
LOW	LOW	Driving	Inactive ⁽¹⁷⁾	Active ⁽¹⁸	Driving during Suspend (Differential Receiver Inactive)

Notes:

- Signal levels on the D+ and D- pins are determined by external connections and Table 4 (Extended Control Configurations).
- 17. When in Suspend Mode (see Table 4 for suspended configurations), the differential receiver is inactive and the RCV output is forced LOW. Out-of-suspend signaling (K) is detected via the single-ended receiver outputs VP and VM.
- 18. The states of VP and VM are functions of signal levels on D+/D- in normal mode.

Table 2. Driver Function (OE_N = L, HiZ= L or Floating) USB Transmit Mode

FSE0/VMO	VO/VPO FUSB1500		FUSB1501
F3EU/VIVIO	VO/VPO	Data (D+, D-)	Data (D+, D-)
LOW	LOW	Differential Logic 0 (01)	SE0 ⁽¹⁹⁾ (00)
LOW	HIGH	Differential Logic 1 (10)	Differential Logic 1 (10)
HIGH	LOW	SE0 ⁽¹⁹⁾ (00)	Differential Logic 0 (01)
HIGH	HIGH	SE0 ⁽¹⁹⁾ (00)	Illegal State (11)

Note:

19. SE0 - Single-Ended Zero.

Table 3. Receiver Function (OE_N = H, HiZ= L or Floating) USB Receive Mode

D+, D-	RCV	VP ⁽²⁰⁾	VM ⁽²⁰⁾
Differential Logic 1	HIGH	HIGH	LOW
Differential Logic 0	LOW	LOW	HIGH
SE0	RCV ⁽²¹⁾	LOW	LOW
X-(Sharing Mode) ⁽²²⁾	LOW	HIGH	HIGH

Note:

- 20. VP = VM = HIGH indicates Sharing Mode.
- 21. Denotes the signal level on output RCV prior to the SE0 event. This level is stable during the SE0 event period.
- 22. Sharing mode is not a function of D+/D- but is entered when V_{IO} is present and V_{REG3V3} is disconnected.

Functional Description (Continued)

Extended Control Mode

This block of control has a multi-function role; it is used to signal a SE0 detect to the host via INT_N and uses a weak resistor pull-up method for charger detection.

Note that the signaling of SE0 via INT_N is only enabled for the state "011" and all SE0 events can still be decoded from the VP, VM, and RCV outputs.

When the three inputs (SUSPND, CONFIG, and SPEED_N) are not "011," INT_N is not active; the SE0 detector (RCV = 0) is not active and its latch is set to HIGH. When the "011" is seen on the inputs, the FUSB1500/1501 is waiting for an SE0 event. When the SE0 event (deglitched) is detected, INT_N goes active

(HL transition). The host detects this INT_N signal and configures the inputs to the pattern "110" or "010" to keep the $1.5 \mathrm{k}\Omega$ pull-up enabled. The INT_N signal is then de-asserted and the SE0 detector reset.

If a code other than "010" or "110" is written, the mode configuration is a function as described in Table 4 and the SE0 detector and INT_N are de-asserted to reset states.

When entering the state "111," which enables the weak pull up resistor for charger detection, the D+/D- drivers are automatically configured to USB receive mode (equivalent to OE_N HIGH).

Figure 10 shows the extended control logic and Table 4 the truth table for the extended control.




Figure 10. Extended Control Function

Table 4. Extended Control

Hi-Z	SUSPND	CONFIG	SPEED_N	Function		
0	0	0	0	No 1.5kΩ Pull-up	FS	USB Mode, Default State
0	0	1	0	1.5kΩ Pull-up	FS	USB Mode
0	0	0	1	No 1.5kΩ Pull-up	LS	USB Mode
0	0	1	1	Pull-up On After Detecting SE0	FS	Suspend, Conditional Pull-up
0	1	0	0	No 1.5kΩ Pull-up	FS	Suspend
0	1	1	0	1.5kΩ Pull-up	FS	Suspend
0	1	0	1	No 1.5kΩ Pull-up	LS	Suspend
0	1	1	1	No $1.5 k\Omega$ Pull-up, $125 k\Omega$ Pull-up Connected		USB Rx Mode & RWPU On
1	Х	Х	Х	VP, VM, D+, D-, RCV High Impedance, SW1 and SW2 Open		Hi-Z Mode

Functional Description (Continued)

Power Supply Configurations and Options

The three modes of power-supply operation are:

- Normal Mode The VIO and VREG3V3 pins are connected. V_{IO} is an independent voltage source (1.65 to 3.6V) that is a function of the external circuit configuration.
- Disable Mode VIO is not connected; VREG3V3 is connected. In this mode, the D+, D- pins are threestate and the device enters low-power (suspended) state upon detection of V_{IO} lost.
- Hi-Z Mode When the Hi-Z pin is pulled HIGH, with VREG3V3 powered, the RCV/VP/VM interface can be used to access the Baseband for production test programming. VP/VM/RCV are in high impedance states.

• Sharing Mode — V_{IO} is the only supply connected. In this mode, the D+ and D- pins are three-state and the FUSB1500 / FSUSB1501 allows external signals up to 3.6V to share the D+ and D- bus lines. Internally, the circuitry limits leakage from the D+ and D- pins (maximum 10μA) and V_{IO} such that device is in low-power (suspended) state. The VP and VM pins are driven HIGH and RCV is forced LOW as an indication of this mode. Can be used for production test programming via D+/D-. to UART or Baseband processor. HiZ is to be Low or Floating to ensure VP/VM/RCV is signaled to processor.

A summary of the supply configurations is described in Table 5.

Table 5. Power Supply Mode Configuration Options

Pin	Hi-Z	Sharing	Disable	Normal	
VREG3V3	3.3V Externally Supplied	Not Connected	Connected	3.3V Externally Supplied	
VIO	1.65 - 3.6V Source	1.65-3.60V Source	Not Connected	1.65V- 3.60V Source	
VPU	Three-State (Off)	Three-State (Off)	Three-State (Off)	Function of Mode Set-up	
D+, D-	Three-State	Three-State	Three-State	Function of Mode Set-up	
VP / VM	Three-State	HIGH	Invalid ⁽²³⁾	Function of Mode Set-up	
RCV	Three-State	LOW	Invalid ⁽²³⁾	Function of Mode Set-up	
VPO, VMO, SPEED_N,OE_N, SUSPND, CONFIG	Inputs	Inputs	Three-state	Function of Mode Set-up	
HiZ	HIGH	LOW or Floating	Three-state	LOW or Floating	
INT_N HIGH		HIGH	Three-State	Function of Mode Set-up	

Note:

23. Three-state or driven LOW.

Single Ended Zero Detection Timing

The SE0 detection logic is activated when entering the state "011" (SUSPND, CONFIG, and SPEED_N) and the logic waits to detect an SE0 event. Since the FUSB1500/1501 can also be used as an LS host device, it is important to ensure that the t_{LST} time for the USB2.0 specification is met. t_{LST} is the minimum time to not interpret LS differential signaling as an SE0 and is 210ns in duration. Similarly for FS differential signaling, there is a time period, t_{EST} time, of 14ns.

Seeing an SE0 for greater than t_{LST} results in the INT_N pin toggling LOW. The FUSB1500/1501 is designed for 260ns (typical).

Exiting HiZ or Suspend Mode Timing

As the RCV path is required to maintain the previous state through an SE0 event, there is the possibility when exiting HiZ or Suspend Mode to have the previous result stored. The transition through the SE0 decode logic is such that software should ignore RCV for at least 100ns when exiting HiZ mode to ensure the correct D+/D- state is available on the RCV output.

Hi-Z and Sharing Mode for Production Test

When in production test, to gain access to the processor or UART, the D+/D- pins can be used (Sharing Mode) or the RCV/VP/VM interface of the host side of the FUSB1500/FUSB1501 (Hi-Z). If sharing the D+/D- pins then VREG3V3 is unpowered and the processor is signaled this mode via the VP/VM outputs being pulled High and the RCV pin is pulled Low.

If the RCV/VP/VM interface is to be used by production test then Hi-Z is pulled High, with VREG3V3 remaining powered.

Figure 11 indicates the production test scenarios.





Figure 11. Production Test Using Hi-Z or Sharing Mode

Physical Dimensions



NOTES:

- A. SIMILAR TO JEDEC REGISTRATION MO-217,
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M. 1994
- D. LANDPATTERN RECOMMENDATION IS PER FSC INTERNAL DESIGN
- E. DRAWING FILENAME: MLP16HBrev4

Figure 12. 16-Pin, Molded Leadless Package (MLP), JEDEC MO217 Equivalent, 3mm Square

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape and Reel Specifications

Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/packaging/3x3MLP_Pack_TNR_16L.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
Auto-SPM™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™

EZ™* DEUXPEED™ ■®

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®

FAST® FastvCore™ FETBench™ FlashWriter®* FPS™ F-PFS™ FRFET®

Global Power ResourceSM Green FPSTM Green FPSTM e-SeriesTM

GmaxTM
GTOTM
IntelliMAXTM
ISOPLANARTM
MegaBuckTM
MICROCOUPLERTM
MicroFETTM
MicroFeTTM

MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Motion-SPM™
OPTOLOGIC®
OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

QFET® QS™ Quiet Series™

RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™
SPM®
STEALTH™

SUPERSOTMS
SuperSOTMS
SuperSOTMS
SuperSOTMS
SuperMOSTM
SyncFETTM
SyncFETTM

SYSTEM **
GENERAL
The Power Franchise*

the Power Fran

TinyBoost™
TinyBuck™
TinyCalc™
TinyLogic®
TinyCoPTO™
TinyPower™
TinyPower™
TinyPVM™
TinyWire™
TriFault Detect™
TRUECURRENT™

µSerDes™

SerDes
UHC®
UHtra FRFET™
UniFET™
VCX™
VisualMax™
XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SECRETICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Data sheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 143

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.