

#### 2048 BIT BIPOLAR TTL

#### PROGRAMMABLE READ ONLY MEMORY

### **Description**

The µPB412C and µPB412D are high speed, electrically programmable, fully decoded 2048 bit TTL read only memories. On-chip address decoding, one chip select input and three-state outputs allow easy expansion of memory capacity. The uPB412C and uPB412D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

#### **Features**

512 WORDS x 4 BITS organization (Fully decoded)

TTL Interface

Fast read access time : 35 ns MAX. (uPB412-1)

Medium power consumption : 400 mW TYP. One chip select input for memory expansion

Three-state outputs


Cerdip 16-Lead Dual In-Line Package (µPB412D)

 Plastic 16-Lead Dual In-Line Package (µPB412C) Fast Programming time : 200 µs/bit TYP.

 Replaceable with : MMi's 63S241, Harris' HM7621 and

equivalent devices (as a ROM)

## Connection Diagram (Top View)



Pin names:

A0 to A8: Address Inputs 01 to 04 : Data Outputs CS : Chip Select Input VCC GND : Power Supply (+5V)

: Ground



## Operation


#### 1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First the Chip Select input CS must be a logical one in order to disable the outputs. Second, the desired word is selected by the address inputs in TTL levels. Third, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

#### 2. Reading

To read the memory, the Chip Select input should be held at logic zero (low). The outputs then correspond to the data programmed in the selected words. When the chip select input is at logic one (high), all the outputs will be high (floating).

## **Logic Diagram**





#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	Vcc	-0.5 to +7.0	V
Input Voltage	VI	-0.5 to +5.5	V
Output Voltage	Vo	-0.5 to +5.5	V
Output Current	10	50	mA
Operating Temperature	$T_{opt}$	-25 to +75	°C
Storage Temperature			
Cerdip Package	$T_{stg}$	-65 to +150	°C
Plastic Package	T <sub>stg</sub>	-55 to +125	°C

## D.C. CHARACTERISTICS ( $V_{CC}$ = 4.5 to 5.5 V, $T_a$ = 0 to 75 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CO	NDITION
Input High Voltage	ViH	2.0			V		
Input Low Voltage	VIL			0.85	V		
Input High Current	ЧН			40	μΑ	V <sub>I</sub> =5.5 ∨	V <sub>CC</sub> = 5.5 V
Input Low Current	-IIL			0.25	mA	V₁=0.4 V	V <sub>CC</sub> = 5.5 V
Output Low Voltage	VOL			0.45	٧	IO=16 mA	V <sub>CC</sub> = 4.5 V
Output Leakage Current	lOFF1			40	μΑ	Vo=5.5 ∨	V <sub>CC</sub> =5.5 V
Output Leakage Current	-loff2			40	μΑ	V <sub>O</sub> =0.4 V	V <sub>CC</sub> =5.5 V
Input Clamp Voltage	-VIC			1.2	٧	I <sub>I</sub> =-18 mA	V <sub>CC</sub> =4.5 V
Power Supply Current	Icc		80	130	mA	All Inputs Gro	unded.V <sub>CC</sub> =5.5 V
Output High Voltage	Voн	2.4			٧	I <sub>O</sub> =-2.4 mA	V <sub>CC</sub> = 4.5 V
Output Short Circuit Current	-ISC	15		60	mA	VO=0 V	

## CAPACITANCE (VCC = 5 V, f = 1 MHz, Ta = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITION
Input Capacitance	CIN		8	pF	V <sub>IN</sub> = 2.5 V
Output Capacitance	COUT		10	pF	V <sub>OUT</sub> = 2.5 V

#### A.C. CHARACTERISTICS (VCC=4.5 to 5.5 V, Ta=0 to 75°C)


Characteristic	Symbol	4120	C/D-1	412	C/D	Unit
Characteristic	Symbol	min.	max.	min.	max.	Offic
Address Access Time	tAA		35		45	ns
Chip Select Access Time	tACS		25		30	ns
Chip Select Disable Time	tDCS		25		30	ns

Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level, less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C<sub>L</sub> in Fig. 1 includes jig and probe stray capacitances.






## Programming Specification

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu$ PB412C and 412D. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ <b>µ</b> s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 $\Omega$ load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	V	
Ramp Rate	70 MAX.	V/µs	15 V point/150 Ω load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming V <sub>CC</sub>	5.0 +5 % -0 %	V	
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	


A bit is judged to be programmed when two successive sense readings 10 µs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.





# Package Dimensions 16 PIN Plastic DIP (300 mil)

Item	Millimeters
A	20.32 max
В	1.27 max
С	2.54 [TP]
D	.50 ± .10
E	17.78
F	1.2 min
G	3.5 ± .03
н	.51 min
1	4.31 max
J	5.08 max
K	7.62 [TP]
L	6.4
М	.25 <sup>+.10</sup> 05
N	1.0 min



# 16 PIN Cerdip DIP (300 mil)

TEM	MILLIMETER
Α	20.32 MAX
В	1.27 MAX
С	2.54 (T.P.)
D	0.46 * 0.05
F	1.42 MIN.
G	3.5 * 0 3
н	0.51 MIN.
1	3.70
J	5.08 MAX
K	7.62 (T.P.)
L	6.75
М	0.25 <sup>± 0.05</sup>
N	0.25
Р	0.89 MIN.

