

ANALOG DEVICES Precision, Low Noise, Low Input Bias Current, Wide Bandwidth IFFT Operational Amplifiers **Bandwidth JFET Operational Amplifiers**

Preliminary Technical Data

FEATURES

Low T_cV_{os}: 1 µV/°C typical

Low input bias current: 5 pA typical at $V_s = \pm 15 V$ Dual-supply operation: ±4.5 V to ±18 V Low noise: 7.2 nV/ $\sqrt{\text{Hz}}$ typical at f = 1 kHz

0.7 uVP-P at 0.1 Hz to 10 Hz Low distortion: 0.000005% No phase reversal **Rail-to-Rail Output** Unity gain stable

APPLICATIONS

Instrumentation **Medical Instruments** Multipole filters **Precision current measurement** Photodiode amplifiers Sensors Audio

GENERAL DESCRIPTION

The ADA4610-2 is a dual channel, precision JFET amplifier that feature low offset voltage, input bias current, input voltage noise, input current noise, and rail-to-rail output.

The combination of low offsets, low noise, and very low input bias currents makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurements using shunts. The combination of dc precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. Unlike many competitive amplifiers, the ADA4610 maintain their fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the ADA4610-2 does not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

PIN CONFIGURATIONS





ADA4610-2

Figure 2. 8-Lead SOIC N (R Suffix) & 8-Lead MSOP (RM Suffix)

Fast slew rate and great stability with capacitive loads make the ADA4610-2 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make the ADA4610-2 a great choice for audio applications.

The ADA4610-2 is specified over the -40°C to +125°C extended industrial temperature range.

The ADA4610-2A is available in 8-lead narrow SOIC, 8-lead MSOP, and 8-lead LFCSP packages. The ADA4610-2B is available in 8-lead narrow SOIC package.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

SPECIFICATIONS

@ V_{S} = ±15 V, V_{CM} = 0 V, T_{A} = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	B-Grade		TBD	0.4	mV
	05	$-40^{\circ}C < T_{\Lambda} < +125^{\circ}C$			TBD	mV
		A-Grade			1	mV
		$-40^{\circ}C < T_{1} < \pm 125^{\circ}C$		100		mV
Official Violtage Drift	A)//AT	$(P_{A}) = 40^{\circ} C_{A} = 72^{\circ} C_{A}$		0.5		
Onset voltage Dhit		$(B-Grade) = 40^{\circ} C < T_A < +125^{\circ} C$		0.5		μν/ C
		$(A-Grade) = 40^{\circ}C < 1_{A} < +125^{\circ}C$		1	IBD	μν/-C
Input Blas Current	IB			5	IRD	рА
		$-40^{\circ}C < I_{A} < +85^{\circ}C$			IRD	рА
		−40°C < T _A < +125°C			TBD	nA
Input Offset Current	los			2	TBD	pА
		$-40^{\circ}C < T_{A} < +85^{\circ}C$			TBD	pА
		−40°C < T _A < +125°C			TBD	nA
Input Voltage Range			-12.5		+12.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 12.5 V$	TBD	113		dB
		-40°C < T _A < +125°C	TBD			dB
Large-Signal Voltage Gain	Avo	$R_L = 2 k\Omega, V_O = \pm 13.5 V$	TBD	107		dB
		-40°C < T _A < +125°C	TBD			dB
Input Resistance	BIN			TBD		Ω
Input Capacitance Differential Mode	CINIDM			25		nF
Input Capacitance, Common Mode				5.4		pF pF
	CINCM			5.4		pi
Output Voltage High	V		14.0	14.0		V
Output voltage High	VOH	$R_L = 2 R\Omega^2$	14.0	14.9		V
		$-40^{\circ}C < I_A < +125^{\circ}C$	TBD			V
		$R_L = 600 \Omega$	14.2	14.3		V
		$-40^{\circ}C < T_A < +125^{\circ}C$	TBD			V
Output Voltage Low	Vol	$R_L = 2 k\Omega$		-14.8	-14.7	V
		−40°C < T _A < +125°C			TBD	V
		$R_L = 600 \Omega$		-14.7	-14.6	V
		$-40^{\circ}C < T_A < +125^{\circ}C$			TBD	V
Output Current	lout			±40		mA
Closed-Loop Output Impedance	ZOUT	TBD		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 2.5 V \text{ to } \pm 18 V$	TBD	106		dB
		-40°C < T₄ < +125°C	TBD			dB
Supply Current/Amplifier	lsv	$l_0 = 0 \text{ mA}$		1 85	2	mA
		$-40^{\circ}C < T_{A} < +125^{\circ}C$			- TBD	mA
		10 C (14 (1125 C			100	
Clow Pate	CD.			20		Marc
Siew Rate		$R_L = 2 R_{L2}$		20		v/µs
	GDP					
Settling Time	τ _s	100.1%, 000000000000000000000000000000000000		TBD		μs
		100.01%, 0V to $10V$ step, G = +1		IBD		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, $R_L = 2$ kΩ		0.000005		%
Phase Margin	Фм			60		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth		0.7	TBD	μV p-p
Voltage Noise Density	en	f = 10 Hz		18		nV/√Hz
		f = 100 Hz		9.2		nV/√Hz
		f = 1 kHz		7.2	TBD	nV/√Hz
		f = 10 kHz		7.7		nV/√Hz
Current Noise Density	in	f = 1 kHz		TBD		fA/√Hz

SPECIFICATIONS

@ $V_{\rm S}$ = ±5 V, $V_{\rm CM}$ = 0 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	B-Grade		TBD	0.4	mV
		-40°C < T _A < +125°C			TBD	mV
		A-Grade		TBD	1	mV
		-40°C < T _A < +125°C			TBD	mV
Offset Voltage Drift	$\Delta V_{\rm OS}/\Delta T$	(B-Grade) -40°C < T _A < +125°C		0.5	TBD	μV/°C
-		(A-Grade) −40°C < T _A < +125°C		1	TBD	μV/°C
Input Bias Current	IB			TBD	TBD	pA
		-40°C < T _A < +85°C		5	TBD	pA
		-40°C < T _A < +125°C			TBD	nA
Input Offset Current	los			2	TBD	рА
		-40°C < T _A < +85°C			TBD	pA
		-40°C < T _A < +125°C			TBD	nA
Input Voltage Range			-2.5		+2.5	v
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2.5 V$	TBD	110		dB
,		-40°C < T _A < +125°C	TBD			dB
Large-Signal Voltage Gain	Ανο	$R_{I} = 2 k\Omega, V_{\Omega} = \pm 3.5 V$	TBD	107		dB
		-40°C < T _A < +125°C	TBD			dB
Input Resistance	BIN			TBD		0
Input Capacitance, Differential Mode	CINDM			2.5		рF
Input Capacitance, Common Mode	Сілсм			5.4		pF
	Cirican			511		P.
Output Voltage High	Vou	$B_1 = 2 k\Omega$	48	49		V
output voltage right	• OH	-40° C < T _A < +125°C	TRD	1.5		v
		$B_{\rm r} = 600 \Omega$	4.2	43		v
		-40° C < T _A < +125°C	TRD	1.5		v
Output Voltage Low	Voi	$R_1 = 2 k\Omega$	100	-48	_4 7	v
output voltage Low	VOL	-40° C $T_{\rm t}$ C $\pm 125^{\circ}$ C		4.0		v
		$B_{\rm c} = 600 \Omega$		-4.7	-4.6	v
		$-40^{\circ}C < T_{1} < \pm 125^{\circ}C$		4.7		v
Output Current	lour	-40 C $<$ TA $<$ $+125$ C			IDD	mΑ
Closed-Loop Output Impedance	7.00T					0
	2001					12
Power Supply Princip Patio		$V_{-} = \pm 2.5 V_{+} + 1.8 V_{-}$	TPD	106		dP
Power supply rejection ratio	PSRR	$V_{S} = \pm 2.3 V (0 \pm 18 V)$		100		dB
Supply Current/Amplifier	1	$-40 C < T_A < +123 C$	TBD	1.05	C	ub mA
Supply Current/Ampliner	ISY	10 = 0 IIIA		1.05		mA
		-40 C < TA < +123 C			IBD	IIIA
	CD.			20		Mar
Siew Rale	SR	$R_L = 2 R\Omega^2$		20		v/μs
Gain Bandwidth Product	GBP					MHZ
Settling Time	ι _s	100.1%, 001040 step, $G = +1$		TBD		μs
Tetellieuro este Distantian (TUD) e Naisa		100.01%, 0000404 step, G = +1		IBD		μs
Place Advision	THD + N	$1 \text{ KHZ}, \text{ G} = +1, \text{ K}_{\text{L}} = 2 \text{ K}_{\text{L}}$		0.000005		%
	Фм		+	60		Degrees
				0.7	TOP	
Peak-to-Peak Voltage Noise	e _n p-p	U.I HZ to TU HZ bandwidth		0./	IRD	μv p-p
voltage Noise Density	en	f = 10 Hz		18		nV/√Hz
		t = 100 Hz		9.2	-	nV/√Hz
		t = 1 kHz		7.2	TBD	nV/√Hz
		t = 10 kHz		7.7		nV/√Hz
Current Noise Density	İn	f = 1 kHz		TBD		fA/√Hz

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	±18 V
Input Voltage	±Vs
Output Short-Circuit Duration to GND	Observe derating curves
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	2000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Thermal Resistance

Package Type	$\boldsymbol{\theta}_{JA}^{1}$	θις	Unit
8-Lead MSOP (RM)	142	45	°C/W
5-Lead SOT23 (RJ)	190	92	°C/W
8-Lead LFCSP (CP)	TBD	TBD	°C/W
8-Lead SOIC_N (R)	120	45	°C/W
14-Lead SOIC_N (R)	115	36	°C/W
16-Lead LFCSP (CP)	TBD	TBD	°C/W

 1 θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages. This was measured using a standard 4-layer board.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.