

# Intel<sup>®</sup> Desktop Board D945GCPE Technical Product Specification

July 2007

Order Number: D98324-001US

The Intel<sup>®</sup> Desktop Board D945GCPE may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in the Intel Desktop Board D945GCPE Specification Update.

### **Revision History**

Revision	Revision History	Date
-001	This is the first release of the Intel <sup>®</sup> Desktop Board D945GCPE Technical Product Specification	July 2007

This product specification applies to only the standard Intel Desktop Board D945GCPE with BIOS identifier PE94510M.86A.

Changes to this specification will be published in the Intel Desktop Board D945GCPE Specification Update before being incorporated into a revision of this document.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel<sup>®</sup> desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel, the Intel logo, Pentium, Intel Core 2 Duo, and Celeron are registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\* Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All rights reserved.

This Technical Product Specification (TPS) specifies the board layout, components, connectors, power and environmental requirements, and the BIOS for the Intel<sup>®</sup> Desktop Board D945GCPE. It describes the standard product and available manufacturing options.

### **Intended Audience**

The TPS is intended to provide detailed, technical information about the Desktop Board D945GCPE and its components to the vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically *not* intended for general audiences.

### **What This Document Contains**

#### Chapter Description

- 1 A description of the hardware used on the Desktop Board D945GCPE
- 2 A map of the resources of the Desktop Board
- 3 The features supported by the BIOS Setup program
- 4 A description of the BIOS error messages, beep codes, and POST codes
- 5 Regulatory compliance and battery disposal information

### **Typographical Conventions**

This section contains information about the conventions used in this specification. Not all of these symbols and abbreviations appear in all specifications of this type.

### Notes, Cautions, and Warnings

### **NOTE**

Notes call attention to important information.

### 🛠 INTEGRATOR'S NOTES

Integrator's notes are used to call attention to information that may be useful to system integrators.

### 

Cautions are included to help you avoid damaging hardware or losing data.

### **A** WARNING

Warnings indicate conditions which, if not observed, can cause personal injury.

### **Other Common Notation**

#	Used after a signal name to identify an active-low signal (such as USBP0#).
(NxnX)	When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the Desktop Board D945GCPE, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area.
GB	Gigabyte (1,073,741,824 bytes)
GB/sec	Gigabytes per second
Gbits/sec	Gigabits per second
KB	Kilobyte (1024 bytes)
Kbit	Kilobit (1024 bits)
kbits/sec	1000 bits per second
MB	Megabyte (1,048,576 bytes)
MB/sec	Megabytes per second
Mbit	Megabit (1,048,576 bits)
Mbit/sec	Megabits per second
xxh	An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V	Volts. Voltages are DC unless otherwise specified.
*	This symbol is used to indicate third-party brands and names that are the property of their respective owners.

### **1** Product Description

	1.1	Overvie	ew	10
		1.1.1	Feature Summary	10
		1.1.2	Board Layout	12
		1.1.3	Block Diagram	
	1.2	Online S	Support	15
	1.3		sor	
	1.4	System	Memory	16
		1.4.1	Memory Configurations	
	1.5	Intel <sup>®</sup> 9	945GC Chipset	17
		1.5.1	Intel 945GC Graphics Subsystem	
		1.5.2	USB	
		1.5.3	IDE Support	19
		1.5.4	Real-Time Clock, CMOS SRAM, and Battery	21
	1.6	Legacy	I/O Controller	21
		1.6.1	Diskette Drive Controller	21
		1.6.2	Keyboard and Mouse Interface	
	1.7	Audio S	Subsystem	22
		1.7.1	Audio Subsystem Software	22
		1.7.2	Audio Connectors	22
		1.7.3	Four Channel Audio Subsystem	22
	1.8	LAN Su	bsystem	23
		1.8.1	LAN Subsystem Software	23
		1.8.2	Realtek RTL8101E-GR Fast Ethernet Controller	24
	1.9	Hardwa	re Management Subsystem	25
		1.9.1	Hardware Monitoring and Fan Control	25
		1.9.2	Chassis Intrusion and Detection	25
		1.9.3	Fan Monitoring	25
		1.9.4	Thermal Monitoring	26
	1.10	Power N	Management	27
		1.10.1	ACPI	27
		1.10.2	Hardware Support	29
2	Тес	hnical	Reference	
-				24
	2.1	2.1.1	y Resources	
	<b>っ</b> っ		Addressable Memory	
	۷.۷	2.2.1	tors and Headers Back Panel Connectors	
			Component-side Connectors and Headers	
	<b>~</b> ~	2.2.2	I	
	2.3		Block	
	2.4		lical Considerations	
		2.4.1	Form Factor	48

2.5 Electrical Considerations ...... 49

	2.7 2.8	Reliabil Environ	Power Supply Considerations Fan Header Current Capability Add-in Board Considerations I Considerations ity mental	50 50 50 52
3	_		of BIOS Features	
			ction ash Memory Organization	
			ce Configuration	
			PCI Autoconfiguration	
			PCI IDE Support	
			Management BIOS (SMBIOS)	
	5.5		Language Support	
		3.5.2	Custom Splash Screen	
			USB Support	
	3.7	Boot Op 3.7.1	otions CD-ROM Boot	
		3.7.1	Network Boot	
		3.7.3	Booting Without Attached Devices	60
		3.7.4	Changing the Default Boot Device During POST	
	3.8		ng Boot Speed	
		3.8.1 3.8.2	Peripheral Selection and Configuration BIOS Boot Optimizations	51 61
	3.9		ecurity Features	
4	Frr	or Mes	sages and Beep Codes	
•	4.1		ront-panel Power LED Codes	63
	4.2		rror Messages	
	4.3	Port 80	h POST Codes	64
5	Reg	gulato	ry Compliance and Battery Disposal Information	
	5.1		cory Compliance	
		5.1.1	Safety Standards.	
		5.1.2 5.1.3	European Union Declaration of Conformity Statement	
		5.1.5	EMC Regulations	
		5.1.5	Product Certification Markings (Board Level)	

### Figures

1.	Board Components	12
2.	Block Diagram	14
3.	Back Panel Audio Connector Options	
4.	LAN Connector LED Locations	24
5.	Thermal Sensors and Fan Headers	26
6.	Location of the Standby Power Indicator LED	32
7.	Detailed System Memory Address Map	35
8.	Back Panel Connectors	37
9.	Component-side Connectors and Headers	38
10.	Connection Diagram for Front Panel Header	43
11.	Connection Diagram for Front Panel USB Headers	45
12.	Location of the Jumper Block	46
13.	Board Dimensions	48
14.	Localized High Temperature Zones	51

### Tables

1.	Feature Summary	10
2.	Board Components Shown in Figure 1	13
3.	Supported Memory Configurations	16
4.	LAN Connector LED States	24
5.	Effects of Pressing the Power Switch	27
6.	Power States and Targeted System Power	28
7.	Wake-up Devices and Events	29
8.	Component-side Connectors and Headers Shown in Figure 9	39
9.	Front Panel Audio Header	40
10.	Chassis Intrusion Header	40
11.	Serial ATA Connectors	40
12.	Serial Port Header	40
13.	Processor Fan Header	
14.	Chassis Fan Header	
15.	Main Power Connector	
16.	Processor Core Power Connector	
17.	Auxiliary Front Panel Power/Sleep LED Header	42
18.	Front Panel Header	
19.	States for a One-Color Power LED	
20.	States for a Two-Color Power LED	
21.	BIOS Setup Configuration Jumper Settings	47
22.	Recommended Power Supply Current Values	
23.	Fan Header Current Capability	50
24.	Thermal Considerations for Components	
25.	Environmental Specifications	
26.	BIOS Setup Program Menu Bar	56
27.	BIOS Setup Program Function Keys	
28.	Boot Device Menu Options	60

63
63
64
65
68
69
74
75
76

## What This Chapter Contains

1.1	Overview	10
1.2	Online Support	15
1.3	Processor	15
	System Memory	
1.5	Intel <sup>®</sup> 945GC Chipset	17
	Legacy I/O Controller	
1.7	Audio Subsystem	22
1.8	LAN Subsystem	23
1.9	Hardware Management Subsystem	25
1.10	) Power Management	27

### 1.1 Overview

### **1.1.1 Feature Summary**

Table 1 summarizes the major features of the board.

microATX (8.60 inches by 9.60 inches [218.44 millimeters by
243.84 millimeters])
Support for the following:
• Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor in an LGA775 socket with a 1066 or 800 MHz system bus
• Intel <sup>®</sup> Pentium <sup>®</sup> Dual-Core processor in an LGA775 socket with an 800 MHz system bus
- Intel $\ensuremath{^{\ensuremath{\mathbb{R}}}}$ Pentium $\ensuremath{^{\ensuremath{\mathbb{R}}}}$ D processor in an LGA775 socket with an 800 or 533 MHz system bus
- Intel $\ensuremath{^{\ensuremath{\mathbb{R}}}}$ Pentium $\ensuremath{^{\ensuremath{\mathbb{R}}}}$ 4 processor in an LGA775 socket with an 800 or 533 MHz system bus
- Intel^® Celeron^® processor 400 series in an LGA775 socket with an 800 MHz system bus
• Intel <sup>®</sup> Celeron D processor in an LGA775 socket with a 533 MHz system bus
Two 240-pin DDR2 SDRAM Dual Inline Memory Module (DIMM) sockets
Support for DDR2 667 or DDR2 533 MHz DIMMs
Support for up to 2 GB of system memory
Intel <sup>®</sup> 945GC Chipset, consisting of:
• Intel <sup>®</sup> 82945GC Graphics Memory Controller Hub (GMCH)
• Intel <sup>®</sup> 82801GB I/O Controller Hub (ICH7)
Intel <sup>®</sup> Graphics Media Accelerator 950 (Intel <sup>®</sup> GMA950) onboard graphics subsystem
Four channel (2 + 2) High Definition audio subsystem using the Realtek* ALC66. audio codec
ITE 8718F/GX legacy I/O controller for diskette drive, serial header, and PS/2* ports
Eight USB 2.0 ports
Two Serial ATA interfaces
One Parallel ATA IDE interface with UDMA 33, ATA-66/100 support
One diskette drive interface
PS/2 keyboard and mouse ports
10/100 Mbits/sec LAN subsystem using the Realtek RTL8101E-GR Ethernet Controller
Intel <sup>®</sup> BIOS (resident in the SPI Flash device)
• Support for Advanced Configuration and Power Interface (ACPI), Plug and Pla and SMBIOS
Two PCI* Conventional bus connectors

continued

Instantly Available	<ul> <li>Support for PCI Local Bus Specification Revision 2.3</li> </ul>
PC Technology	Suspend to RAM support
	• Wake on PCI, RS-232, front panel, PS/2 devices, and USB ports
Hardware Monitor	Hardware monitoring and fan control through the ITE 8718F/GX I/O controller
Subsystem	Voltage sense to detect out of range power supply voltages
	Thermal sense to detect out of range thermal values
	Two fan headers
	Two fan sense inputs used to monitor fan activity
	Fan speed control

Table 1. Feature Summary (continued)

For information about	Refer to
Available configurations for the board	Section 1.2, page 15

### 1.1.2 Board Layout




Figure 1 shows the location of the major components.

Figure 1. Board Components

Table 2 lists the components identified in Figure 1.

Item/callout	
from Figure 1	Description
A	Front panel audio header
В	PCI Conventional bus add-in card connector #2
С	PCI Conventional bus add-in card connector #1
D	Rear chassis fan header
E	Back panel connectors
F	Processor core power connector (2 X 2)
G	Intel 82945GC GMCH
Н	LGA775 processor socket
I	Processor fan header
J	DIMM socket
К	DIMM socket
L	Main Power connector (2 X 12)
М	Diskette drive connector
Ν	Parallel ATE IDE connector
0	Battery
Р	Serial ATA connectors [2]
Q	Auxiliary front panel power LED header
R	Front panel header
S	BIOS Setup configuration jumper block
Т	Chassis intrusion header
U	Intel 82801GB I/O Controller Hub (ICH7)
V	Front panel USB header
W	Front panel USB header
Х	Serial port header

 Table 2. Board Components Shown in Figure 1

### 1.1.3 Block Diagram

Figure 2 is a block diagram of the major functional areas.




Figure 2. Block Diagram

### 1.2 Online Support

To find information about	Visit this World Wide Web site:
Intel <sup>®</sup> Desktop Board D945GCPE	http://www.intel.com/products/motherboard/D945GCPE/index.htm
Desktop Board Support	http://support.intel.com/support/motherboards/desktop
Available configurations for the Desktop Board D945GCPE	http://www.intel.com/products/motherboard/D945GCPE/index.htm
Supported processors	http://www.intel.com/go/findcpu
Chipset information	http://www.intel.com/products/desktop/chipsets/index.htm
BIOS and driver updates	http://downloadcenter.intel.com
Tested Memory	http://support.intel.com/support/motherboards/desktop/sb/CS- 025414.htm

#### 1.3 Processor

The board is designed to support the following processors:

- Intel Core 2 Duo processor in an LGA775 socket with a 1066 or 800 MHz system bus
- Intel Pentium Dual-Core processor in an LGA775 socket with an 800 MHz system bus
- Intel Pentium D processor in an LGA775 socket with an 800 or 533 MHz system bus
- Intel Pentium 4 processor in an LGA775 socket with an 800 or 533 MHz system bus
- Intel Celeron processor 400-series in an LGA775 socket with an 800 MHz system bus
- Intel Celeron D processor in an LGA775 socket with a 533 MHz system bus

See the Intel web site listed below for the most up-to-date list of supported processors.

For information about	Refer to:
Supported processors	http://www.intel.com/go/findcpu

### 

Use only the processors listed on web site above. Use of unsupported processors can damage the board, the processor, and the power supply.

### **1NTEGRATOR'S NOTE**

Use only ATX12V-compliant power supplies.

	For information about	Refer to	
Ī	Power supply connectors	Section 2.2.2.1, page 41	

### **1.4 System Memory**

The board has two DIMM sockets and supports the following memory features:

- 1.8 V (only) DDR2 SDRAM DIMMs with gold-plated contacts
- Unbuffered, single-sided or double-sided DIMMs with the following restriction: Double-sided DIMMS with x16 organization are not supported.
- 2 GB maximum total system memory. Refer to Section 2.1.1 on page 34 for information on the total amount of addressable memory.
- Minimum total system memory: 128 MB
- Non-ECC DIMMs
- Serial Presence Detect
- DDR2 667 MHz or DDR2 533 MHz SDRAM DIMMs

#### 

To be fully compliant with all applicable DDR SDRAM memory specifications, the board should be populated with DIMMs that support the Serial Presence Detect (SPD) data structure. This allows the BIOS to read the SPD data and program the chipset to accurately configure memory settings for optimum performance. If non-SPD memory is installed, the BIOS will attempt to correctly configure the memory settings, but performance and reliability may be impacted or the DIMMs may not function under the determined frequency.

Table 3 lists the supported DIMM configurations.

DIMM Capacity	Configuration	SDRAM Density	SDRAM Organization Front-side/Back-side	Number of SDRAM Devices
128 MB	SS	256 Mbit	16 M x 16/empty	4
256 MB	SS	256 Mbit	32 M x 8/empty	8
256 MB	SS	512 Mbit	32 M x 16/empty	4
512 MB	DS	256 Mbit	32 M x 8/32 M x 8	16
512 MB	SS	512 Mbit	64 M x 8/empty	8
512 MB	SS	1 Gbit	64 M x 16/empty	4
1024 MB	DS	512 Mbit	64 M x 8/64 M x 8	16
1024 MB	SS	1 Gbit	128 M x 8/empty	8

#### Table 3. Supported Memory Configurations

Note: In the second column, "DS" refers to double-sided memory modules (containing two rows of SDRAM) and "SS" refers to single-sided memory modules (containing one row of SDRAM).

For information about	Refer to:
Tested Memory	http://support.intel.com/support/motherboards/desktop/sb/CS- 025414.htm

### **1.4.1** Memory Configurations

The Intel 82945GC GMCH supports two types of memory organization:

- **Dual channel (Interleaved) mode**. This mode offers the highest throughput for real world applications. Dual channel mode is enabled when the installed memory capacities of both DIMM channels are equal. Technology and device width can vary from one channel to the other but the installed memory capacity for each channel must be equal. If different speed DIMMs are used between channels, the slowest memory timing will be used.
- **Single channel (Asymmetric) mode**. This mode is equivalent to single channel bandwidth operation for real world applications. This mode is used when only a single DIMM is installed or the memory capacities are unequal. Technology and device width can vary from one channel to the other. If different speed DIMMs are used between channels, the slowest memory timing will be used.

For information about	Refer to:
Memory Configuration	http://www.intel.com/support/motherboards/desktop/sb/cs-011965.htm
Examples	

### **1.5** Intel<sup>®</sup> 945GC Chipset

The Intel 945GC chipset consists of the following devices:

- Intel 82945GC Graphics Memory Controller Hub (GMCH) with Direct Media Interface (DMI) interconnect
- Intel 82801GB I/O Controller Hub (ICH7) with DMI interconnect

The GMCH component provides interfaces to the CPU, memory, and the DMI interconnect. The component also provides integrated graphics capabilities supporting 3D, 2D and display capabilities. The ICH7 is a centralized controller for the board's I/O paths.

For information about	Refer to
The Intel 945GC chipset	http://www.intel.com/products/desktop/chipsets/index.htm
Resources used by the chipset	Chapter 2

### 1.5.1 Intel 945GC Graphics Subsystem

#### 1.5.1.1 Intel<sup>®</sup> GMA950 Graphics Controller

The Intel GMA950 graphics controller features the following:

- 400 MHz core frequency
- High performance 3-D setup and render engine
- High quality texture engine
  - DX9\* Compliant Hardware Pixel Shader 2.0
  - Alpha and luminance maps

- Texture color-keying/chroma-keying
- Cubic environment reflection mapping
- Enhanced texture blending functions
- 3D Graphics Rendering enhancements
  - 1.3 Dual Texture GigaPixel/Sec Fill Rate
  - 16 and 32 bit color
  - Maximum 3D supported resolution of 1600 x 1200 x 32 at 85 Hz
  - Vertex cache
  - Anti-aliased lines
  - OpenGL\* version 1.4 support with vertex buffer and EXT\_Shadow extensions
- 2D Graphics enhancements
- 8, 16, and 32 bit color
- Optimized 256-bit BLT engine
- Color space conversion
- Anti-aliased lines
- Video
  - Hardware motion compensation for MPEG2
  - Software DVD at 30 fps full screen
- Display
  - Integrated 24-bit 400 MHz RAMDAC
  - Up to 2048 x 1536 at 75 Hz refresh (QXGA)
  - DDC2B compliant interface with Advanced Digital Display 2 or 2+ (ADD2/ADD2+) cards, support for TV-out/TV-in and DVI digital display connections
  - Supports flat panels up to 2048 x 1536 at 60Hz or digital CRT/HDTV at 1920 x 1080 at 85 Hz (with ADD2/ADD2+)
  - Two multiplexed DVO port interfaces with 200 MHz pixel clocks using an ADD2/ADD2+ card
- Dynamic Video Memory Technology (DVMT) support up to 256 MB
- Intel<sup>®</sup> Zoom Utility

For information about	Refer to
Obtaining graphics software and utilities	Section 1.2, page 15

### 1.5.1.2 Dynamic Video Memory Technology (DVMT)

DVMT enables enhanced graphics and memory performance through Direct AGP, and highly efficient memory utilization. DVMT ensures the most efficient use of available system memory for maximum 2-D/3-D graphics performance. Up to 256 MB of system memory can be allocated to DVMT on systems that have 512 MB or more of total system memory installed. Up to 128 MB can be allocated to DVMT on systems that have 256 MB but less than 512 MB of total installed system memory. Up to 64 MB can be allocated to DVMT when less than 256 MB of system memory is installed. DVMT returns system memory back to the operating system when the additional system memory is no longer required by the graphics subsystem.

DVMT will always use a minimal fixed portion of system physical memory (as set in the BIOS Setup program) for compatibility with legacy applications. An example of this would be when using VGA graphics under DOS. Once loaded, the operating system and graphics drivers allocate additional system memory to the graphics buffer as needed for performing graphics functions.

NOTE

The use of DVMT requires operating system driver support.

#### 1.5.1.3 Configuration Modes

A list of supported modes for the Intel GMA950 graphics controller is available as a downloadable document.

For information about	Refer to
Supported video modes for the board	Section 1.2, page 15

### 1.5.2 USB

The board supports up to eight USB 2.0 ports, supports UHCI and EHCI, and uses UHCI- and EHCI-compatible drivers.

The ICH7 provides the USB controller for all ports. The port arrangement is as follows:

- Four ports are implemented with dual stacked back panel connectors
- Four ports are routed to two separate front panel USB headers



#### NOTE

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

For information about	Refer to
The location of the USB connectors on the back panel	Figure 8, page 37
The location of the front panel USB headers	Figure 9, page 38

### **1.5.3** IDE Support

The board provides three IDE interface connectors:

- One parallel ATA IDE connector that supports two devices
- Two serial ATA IDE connectors that support one device per connector

#### 1.5.3.1 Parallel ATE IDE Interface

The ICH7's Parallel ATA IDE controller has one bus-mastering Parallel ATA IDE interface. The Parallel ATA IDE interface supports the following modes:

- Programmed I/O (PIO): processor controls data transfer.
- 8237-style DMA: DMA offloads the processor, supporting transfer rates of up to 16 MB/sec.
- Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 33 MB/sec.
- ATA-66: DMA protocol on IDE bus supporting host and target throttling and transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is device driver compatible.
- ATA-100: DMA protocol on IDE bus allows host and target throttling. The ICH7's ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write transfer rates up to 88 MB/sec.



NOTE

ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce reflections, noise, and inductive coupling.

The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives) and ATA devices using the transfer modes.

The BIOS supports Logical Block Addressing (LBA) and Extended Cylinder Head Sector (ECHS) translation modes. The drive reports the transfer rate and translation mode to the BIOS.

For information about	Refer to
The location of the Parallel ATA IDE connector	Figure 9, page 38

### 1.5.3.2 Serial ATA Interfaces

The ICH7's Serial ATA controller offers two independent Serial ATA ports with a theoretical maximum transfer rate of 3 Gbits/sec per port. One device can be installed on each port for a maximum of two Serial ATA devices. A point-to-point interface is used for host to device connections, unlike Parallel ATA IDE which supports a master/slave configuration and two devices per channel.

For compatibility, the underlying Serial ATA functionality is transparent to the operating system. The Serial ATA controller can operate in both legacy and native modes. In legacy mode, standard IDE I/O and IRQ resources are assigned (IRQ 14 and 15). In Native mode, standard PCI Conventional bus resource steering is used. Native mode is the preferred mode for configurations using the Windows\* XP operating system.



#### NOTE

Many Serial ATA drives use new low-voltage power connectors and require adaptors or power supplies equipped with low-voltage power connectors.

For more information, see: <u>http://www.serialata.org/</u>

For information about	Refer to
The location of the Serial ATA IDE connectors	Figure 9, page 38

### **1.5.4** Real-Time Clock, CMOS SRAM, and Battery

A coin-cell battery (CR2032) powers the real-time clock and CMOS memory. When the computer is not plugged into a wall socket, the battery has an estimated life of three years. When the computer is plugged in, the standby current from the power supply extends the life of the battery. The clock is accurate to  $\pm$  13 minutes/year at 25 °C with 3.3 VSB applied.

### NOTE

If the battery and AC power fail, custom defaults, if previously saved, will be loaded into CMOS RAM at power-on.

### 1.6 Legacy I/O Controller

The legacy I/O controller provides the following features:

- Serial IRQ interface compatible with serialized IRQ support for PCI Conventional bus systems
- PS/2-style mouse and keyboard interfaces
- Interface for one 1.44 MB diskette drive
- Intelligent power management, including a programmable wake-up event interface
- PCI Conventional bus power management support

The BIOS Setup program provides configuration options for the legacy I/O controller.

### **1.6.1** Diskette Drive Controller

The legacy I/O controller supports one diskette drive. Use the BIOS Setup program to configure the diskette drive interface.

For information about	Refer to
The location of the diskette drive connector	Figure 9, page 38

### 1.6.2 Keyboard and Mouse Interface

PS/2 keyboard and mouse connectors are located on the back panel.

### 

NOTE

The keyboard is supported in the bottom PS/2 connector and the mouse is supported in the top PS/2 connector. Power to the computer should be turned off before a keyboard or mouse is connected or disconnected.

For information about	Refer to
The location of the keyboard and mouse connectors	Figure 8, page 37

### 1.7 Audio Subsystem

The board supports the Intel High Definition audio subsystem based on the Realtek ALC662 audio codec. The audio subsystem supports the following features:

- Line out and Mic in functions for front panel audio jacks
- A signal-to-noise (S/N) ratio of 95 dB
- Independent stereo audio playback from back panel connectors and Intel<sup>®</sup> High Definition audio front panel audio header.



#### NOTE

*The use of AC 97 front panel audio headers is not recommended if you plan to obtain Microsoft Windows Vista certification.* 

### 1.7.1 Audio Subsystem Software

Audio software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining audio software and drivers	Section 1.2, page 15

### 1.7.2 Audio Connectors

The board contains audio connectors/headers on both the back panel and the component side of the board. The front panel audio header provides mic in and line out signals for the front panel.

For information about	Refer to
The location of the front panel audio header	Figure 9, page 38
The signal names of the front panel audio header	Table 9, page 40
The back panel audio connectors	Section 2.2.1, page 37

### 1.7.3 Four Channel Audio Subsystem

The four channel High Definition audio subsystem includes the following:

- Intel 82801GB I/O Controller Hub (ICH7)
- Realtek ALC662 audio codec
- Microphone input that supports a single dynamic, condenser, or electret microphone

The back panel audio connectors are configurable through the audio device drivers. The available configurable audio ports are shown in Figure 3.




Figure 3. Back Panel Audio Connector Options

For information about	Refer to	
The back panel audio connectors	Section 2.2.1, page 37	

### 1.8 LAN Subsystem

The LAN subsystem consists of the following:

- Intel 82801GB ICH7
- Realtek RTL8101E-GR device for 10/100 Mbits/sec Ethernet LAN connectivity
- RJ-45 LAN connector with integrated status LEDs

Additional features of the LAN subsystem include:

- CSMA/CD protocol engine
- LAN connect interface that supports the 82562G
- PCI Conventional bus power management
  - Supports ACPI technology
  - Supports LAN wake capabilities

### 1.8.1 LAN Subsystem Software

LAN software and drivers are available from Intel's World Wide Web site.

For information about	Refer to
Obtaining LAN software and drivers	Section 1.2, page 15

### **1.8.2** Realtek RTL8101E-GR Fast Ethernet Controller

The Realtek RTL8101E-GR provides the following functions:

- 10/100 Ethernet LAN connectivity
- Full device driver compatibility
- Programmable transit threshold
- Configuration EEPROM that contains the MAC address

#### 1.8.2.1 RJ-45 LAN Connector with Integrated LEDs

Two LEDs are built into the RJ-45 LAN connector (shown in Figure 4).




Figure 4. LAN Connector LED Locations

Table 4 describes the LED states when the board is powered up and the 10/100 Mbits/sec LAN subsystem is operating.

LED	LED Color	LED State	Condition	
Off LAN link is not established.		LAN link is not established.		
А	Green	On	LAN link is established.	
		Blinking	LAN activity is occurring.	
B Yellow Off		Off	10 Mbits/sec data rate is selected.	
On		On	100 Mbits/sec data rate is selected.	

Table 4. LAN Connector LED States

### **1.9 Hardware Management Subsystem**

The hardware management features enable the board to be compatible with the Wired for Management (WfM) specification. The board has several hardware management features, including the following:

- Chassis intrusion detection
- Fan monitoring and control (through the ITE 8718F/GX I/O Controller)
- Thermal and voltage monitoring

### **1.9.1** Hardware Monitoring and Fan Control

The features of the hardware monitoring and fan control ASIC include:

- Internal ambient temperature sensor
- Two remote thermal diode sensors for direct monitoring of processor temperature and ambient temperature sensing
- Power supply monitoring of five voltages (+5 V, +12 V, +3.3 VSB, +1.5 V, and +VCCP) to detect levels above or below acceptable values
- Thermally monitored closed-loop fan control, for both fans, that can adjust the fan speed or switch the fans on or off as needed
- SMBus interface

For information about	Refer to
The location of the fan headers and sensors for thermal monitoring	Figure 5, page 26

### **1.9.2** Chassis Intrusion and Detection

The board supports a chassis security feature that detects if the chassis cover is removed. The security feature uses a mechanical switch on the chassis that attaches to the chassis intrusion header. When the chassis cover is removed, the mechanical switch is in the closed position.

### 1.9.3 Fan Monitoring

Fan monitoring can be implemented using third-party software. The level of monitoring and control is dependent on the I/O controller used with the board.

For information about	Refer to
The functions of the fan headers	Section 1.10.2.2, page 30

### 1.9.4 Thermal Monitoring

Figure 5 shows the location of the sensors and fan headers.




Figure 5. Thermal Sensors and Fan Headers

### 1.10 Power Management

Power management is implemented at several levels, including:

- Software support through Advanced Configuration and Power Interface (ACPI)
- Hardware support:
  - Power connector
  - Fan headers
  - LAN wake capabilities
  - Instantly Available PC technology
  - Wake from USB
  - Wake from PS/2 devices
  - Power Management Event signal (PME#) wake-up support

### 1.10.1 ACPI

ACPI gives the operating system direct control over the power management and Plug and Play functions of a computer. The use of ACPI with this board requires an operating system that provides full ACPI support. ACPI features include:

- Plug and Play (including bus and device enumeration)
- Power management control of individual devices, add-in boards (some add-in boards may require an ACPI-aware driver), video displays, and hard disk drives
- Methods for achieving less than 15-watt system operation in the power-on/standby sleeping state
- A Soft-off feature that enables the operating system to power-off the computer
- Support for multiple wake-up events (see Table 7 on page 29)
- Support for a front panel power and sleep mode switch

Table 5 lists the system states based on how long the power switch is pressed, depending on how ACPI is configured with an ACPI-aware operating system.

If the system is in this state	and the power switch is pressed for	the system enters this state
Off (ACPI G2/G5 – Soft off)	Less than four seconds	Power-on (ACPI G0 – working state)
On (ACPI G0 – working state)	Less than four seconds	Soft-off/Standby (ACPI G1 - sleeping state)
On (ACPI G0 – working state)	More than four seconds	Fail safe power-off (ACPI G2/G5 - Soft off)
Sleep (ACPI G1 – sleeping state)	Less than four seconds	Wake-up (ACPI G0 – working state)
Sleep (ACPI G1 – sleeping state)	More than four seconds	Power-off (ACPI G2/G5 – Soft off)

Table 5. Effects of Pressing the Power Switch

#### 1.10.1.1 System States and Power States

Under ACPI, the operating system directs all system and device power state transitions. The operating system puts devices in and out of low-power states based on user preferences and knowledge of how devices are being used by applications. Devices that are not being used can be turned off. The operating system uses information from applications and user settings to put the system as a whole into a low-power state.

Table 6 lists the power states supported by the board along with the associated system power targets. See the ACPI specification for a complete description of the various system and power states.

Global States	Sleeping States	Processor States	Device States	Targeted System Power (Note 1)
G0 – working state	S0 – working	C0 – working	D0 – working state.	Full power > 30 W
G1 – sleeping state	S1 – Processor stopped	C1 – stop grant	D1, D2, D3 – device specification specific.	5 W < power < 52.5 W
G1 – sleeping state	S3 – Suspend to RAM. Context saved to RAM.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G1 – sleeping state	S4 – Suspend to disk. Context saved to disk.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G2/S5	S5 – Soft off. Context not saved. Cold boot is required.	No power	D3 – no power except for wake-up logic.	Power < 5 W (Note 2)
G3 – mechanical off AC power is disconnected from the computer.	No power to the system.	No power	D3 – no power for wake-up logic, except when provided by battery or external source.	No power to the system. Service can be performed safely.

Table 6.	Power States	and Targeted	<b>System Power</b>
	FOWEI States	and rargeted	System Fower

Notes:

1. Total system power is dependent on the system configuration, including add-in boards and peripherals powered by the system chassis' power supply.

2. Dependent on the standby power consumption of wake-up devices used in the system.

#### 1.10.1.2 ENERGY STAR\*

In 2007, the US Department of Energy and the US Environmental Protection Agency revised the ENERGY STAR\* requirements. Intel has worked directly with these two governmental agencies to define the new requirements. Currently Intel<sup>®</sup> Desktop Boards meet the new requirements.

For information about	Refer to
ENERGY STAR requirements and recommended configurations	http://www.intel.com/go/energystar

#### 1.10.1.3 Wake-up Devices and Events

Table 7 lists the devices or specific events that can wake the computer from specific states.

These devices/events can wake up the computer	from this state
LAN	S1, S3, S4, S5 (Note)
PME# signal	S1, S3, S4 (LAN only), S5 (LAN only) (Note)
Power switch	S1, S3, S4, S5
PS/2 devices	S1, S3
RTC alarm	S1, S3, S4, S5
USB	S1, S3
WAKE# signal	S1, S3, S4, S5

#### Table 7. Wake-up Devices and Events

Note: For LAN and PME# signal, S5 is disabled by default in the BIOS Setup program. Setting this option to Power On will enable a wake-up event from LAN in the S5 state.



#### NOTE

The use of these wake-up events from an ACPI state requires an operating system that provides full ACPI support. In addition, software, drivers, and peripherals must fully support ACPI wake events.

### 1.10.2 Hardware Support

### 

Ensure that the power supply provides adequate +5 V standby current if LAN wake capabilities and Instantly Available PC technology features are used. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

The board provides several power management hardware features, including:

- Power connector
- Fan headers
- LAN wake capabilities
- Instantly Available PC technology
- Wake from USB
- Wake from PS/2 keyboard
- PME# signal wake-up support

LAN wake capabilities and Instantly Available PC technology require power from the +5 V standby line.

#### NOTE

The use of Wake from USB from an ACPI state requires an operating system that provides full ACPI support.

#### 1.10.2.1 Power Connector

ATX12V-compliant power supplies can turn off the system power through system control. When an ACPI-enabled system receives the correct command, the power supply removes all non-standby voltages.

When resuming from an AC power failure, the computer returns to the power state it was in before power was interrupted (on or off). The computer's response can be set using the Last Power State feature in the BIOS Setup program's Boot menu.

For information about	Refer to
The location of the main power connector	Figure 9, page 38
The signal names of the main power connector	Table 15, page 41

#### 1.10.2.2 Fan Headers

The function/operation of the fan headers is as follows:

- The fans are on when the board is in the S0 or S1 state.
- The fans are off when the board is off or in the S3, S4, or S5 state.
- Each fan header is wired to a fan tachometer input of the Legacy I/O controller for hardware monitoring and fan control.
- All fan headers support closed-loop fan control that can adjust the fan speed or switch the fan on or off as needed.
- All fan headers have a +12 V DC connection.

For information about	Refer to
The location of the fan headers	Figure 9, page 38
The location of the fan headers and sensors for thermal monitoring	Figure 5, page 26
The signal names of the processor fan header	Table 13, page 40
The signal names of the chassis fan header	Table 14, page 41

#### 1.10.2.3 LAN Wake Capabilities

### 

For LAN wake capabilities, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing LAN wake capabilities can damage the power supply.

LAN wake capabilities enable remote wake-up of the computer through a network. The LAN network adapter monitors network traffic at the Media Independent Interface. Upon detecting a Magic Packet\* frame, the LAN subsystem asserts a wake-up signal that powers up the computer. Depending on the LAN implementation, the board supports LAN wake capabilities with ACPI in the following ways:

- The PCI Conventional bus PME# signal for PCI 2.3 compliant LAN designs
- The onboard LAN subsystem

#### 1.10.2.4 Instantly Available PC Technology

### 

For Instantly Available PC technology, the +5 V standby line for the power supply must be capable of providing adequate +5 V standby current. Failure to provide adequate standby current when implementing Instantly Available PC technology can damage the power supply.

Instantly Available PC technology enables the board to enter the ACPI S3 (Suspend-to-RAM) sleep-state. While in the S3 sleep-state, the computer will appear to be off (the power supply is off, and the front panel LED is amber if dual colored, or off if single colored.) When signaled by a wake-up device or event, the system quickly returns to its last known wake state. Table 7 on page 29 lists the devices and events that can wake the computer from the S3 state.

The board supports the *PCI Bus Power Management Interface Specification*. Add-in boards that also support this specification can participate in power management and can be used to wake the computer.

The use of Instantly Available PC technology requires operating system support and PCI 2.3 compliant add-in cards and drivers.

#### 1.10.2.5 Wake from USB

USB bus activity wakes the computer from ACPI S1 or S3 states.



Wake from USB requires the use of a USB peripheral that supports Wake from USB.

#### 1.10.2.6 Wake from PS/2 Devices

PS/2 device activity wakes the computer from an ACPI S1 or S3 state.

#### 1.10.2.7 PME# Signal Wake-up Support

When the PME# signal on the PCI Conventional bus is asserted, the computer wakes from an ACPI S1, S3, S4 (LAN only), or S5 (LAN only) state (with Wake on PME enabled in BIOS).

#### 1.10.2.8 +5 V Standby Power Indicator LED

The +5 V standby power indicator LED shows that power is still present even when the computer appears to be off. Figure 6 shows the location of the standby power indicator LED.

### A CAUTION

If AC power has been switched off and the standby power indicator is still lit, disconnect the power cord before installing or removing any devices connected to the board. Failure to do so could damage the board and any attached devices.



Figure 6. Location of the Standby Power Indicator LED

## What This Chapter Contains

2.1	Memory Resources	34
	Connectors and Headers	
2.3	Jumper Block	46
2.4	Mechanical Considerations	48
2.5	Electrical Considerations	49
2.6	Thermal Considerations	50
2.7	Reliability	52
2.8	Environmental	53

### 2.1 Memory Resources

### 2.1.1 Addressable Memory

The board utilizes 2 GB of addressable system memory. Typically the address space that is allocated for PCI Conventional bus add-in cards, BIOS (SPI Flash), and chipset overhead resides above the top of DRAM (total system memory). On a system that has 2 GB of system memory installed, it is not possible to use all of the installed memory due to system address space being allocated for other system critical functions. These functions include the following:

- BIOS/ SPI Flash (4 MB)
- Local APIC (19 MB)
- Digital Media Interface (40 MB)
- Front side bus interrupts (17 MB)
- PCI Express configuration space (256 MB)
- GMCH base address registers and internal graphics ranges
- Memory-mapped I/O that is dynamically allocated for PCI Conventional add-in cards

The amount of installed memory that can be used will vary based on add-in cards and BIOS settings. Figure 7 shows a schematic of the system memory map. All installed system memory can be used when there is no overlap of system addresses.




Figure 7. Detailed System Memory Address Map

### 2.2 Connectors and Headers

### 

Only the following connectors and headers have overcurrent protection: back panel USB, front panel USB, and PS/2.

The other internal connectors/headers are not overcurrent protected and should connect only to devices inside the computer's chassis, such as fans and internal peripherals. Do not use these connectors/headers to power devices external to the computer's chassis. A fault in the load presented by the external devices could cause damage to the computer, the power cable, and the external devices themselves.

This section describes the board's connectors and headers. The connectors and headers can be divided into these groups:

- Back panel connectors (see page 37)
- Component-side connectors and headers (see page 38)

### 2.2.1 Back Panel Connectors

Figure 8 shows the location of the back panel connectors.




Figure 8. Back Panel Connectors



#### NOTE

The back panel audio line out connector is designed to power headphones or amplified speakers only. Poor audio quality occurs if passive (non-amplified) speakers are connected to this output.

### 2.2.2 Component-side Connectors and Headers

Figure 9 shows the locations of the component-side connectors and headers.




Figure 9. Component-side Connectors and Headers

Table 8 lists the component-side connectors and headers identified in Figure 9.

Item/callout from Figure 9	Description		
A	Front panel audio header		
В	PCI Conventional bus add-in card connector 2		
С	PCI Conventional bus add-in card connector 1		
D	Rear chassis fan header		
E	Processor core power connector (2 X 2)		
F	Processor fan header		
G	Main power connector (2 X 12)		
Н	Diskette drive connector		
I	Parallel ATA IDE connector		
J	Serial ATA connector 1		
К	Serial ATA connector 0		
L	Auxiliary front panel power LED header		
М	Front panel header		
N	Chassis intrusion header		
0	Front panel USB header		
Р	Front panel USB header		
Q	Serial port header		

 Table 8. Component-side Connectors and Headers Shown in Figure 9

Pin	Signal Name	Pin	Signal Name		
1	Port E [Port 1] Left Channel	2	Ground		
3	Port E [Port 1] Right Channel	4	Presence# (dongle present)		
5	Port F [Port 2] Right Channel		Port E [Port 1] Sense return (jack detection)		
7	7 Port E [Port 1] and Port F [Port 2] 8 Key Sense send (jack detection)		Кеу		
9	Port F [Port 2] Left Channel	10	Port F [Port 2] Sense return (jack detection)		

Table 9. Front Panel Audio Header

### **☆** INTEGRATOR'S NOTE

The front panel audio header is colored yellow.

Tuble 1			
Pin	Signal Name		
1	Intruder		
2	Ground		

#### **Table 10. Chassis Intrusion Header**

#### **Table 11. Serial ATA Connectors**

Pin	Signal Name
1	Ground
2	ТХР
3	TXN
4	Ground
5	RXN
6	RXP
7	Ground

#### **Table 12. Serial Port Header**

Pin	Signal Name	Pin	Signal Name	
1	DCD	2	RXD#	
3	TXD#	4	DTR	
5	Ground	6	DSR	
7	RTS	8	CTS	
9	RI	10	Key (no pin)	

Pin	Signal Name
1	Ground
2	+12 V
3	FAN_TACH
4	FAN_CONTROL

#### **Table 13. Processor Fan Header**

#### **Table 14. Chassis Fan Header**

Pin	Signal Name	
1	FAN_CONTROL	
2	+12 V	
3	FAN_TACH	

#### 2.2.2.1 Power Supply Connectors

The board has the following power supply connectors:

- Main power a 2 x 12 connector. This connector is compatible with 2 x 10 connectors previously used on Intel Desktop boards. The board supports the use of ATX12V power supplies with either 2 x 10 or 2 x 12 main power cables. When using a power supply with a 2 x 10 main power cable, attach that cable on the rightmost pins of the main power connector, leaving pins 11, 12, 23, and 24 unconnected.
- **Processor core power** a 2 x 2 connector. This connector provides power directly to the processor voltage regulator and must always be used. Failure to do so will prevent the board from booting.

Pin	Signal Name	Pin	Signal Name
1	+3.3 V	13	+3.3 V
2	+3.3 V	14	-12 V
3	Ground	15	Ground
4	+5 V	16	PS-ON# (power supply remote on/off)
5	Ground		Ground
6	+5 V	18	Ground
7	Ground	19	Ground
8	PWRGD (Power Good)		No connect
9	+5 V (Standby)	21	+5 V
10	+12 V	22	+5 V
11	+12 V <sup>(Note)</sup>	23	+5 V (Note)
12	2 x 12 connector detect (Note)	24	Ground <sup>(Note)</sup>

#### **Table 15. Main Power Connector**

Note: When using a  $2 \times 10$  power supply cable, this pin will be unconnected.

Pin Signal Name		Pin	Signal Name
1	Ground	2	Ground
3	+12 V	4	+12 V

**Table 16. Processor Core Power Connector** 

#### 2.2.2.2 Add-in Card Connectors

The board has the following add-in card connectors:

• PCI Conventional (rev 2.3 compliant) bus: two PCI Conventional bus add-in card connectors. The SMBus is routed to all PCI Conventional bus connectors. PCI Conventional bus add-in cards with SMBus support can access sensor data and other information residing on the board.

Note the following considerations for the PCI Conventional bus connectors:

- All of the PCI Conventional bus connectors are bus master capable.
- SMBus signals are routed to all PCI Conventional bus connectors. This enables PCI Conventional bus add-in boards with SMBus support to access sensor data on the boards. The specific SMBus signals are as follows:
  - The SMBus clock line is connected to pin A40.
  - The SMBus data line is connected to pin A41.

#### 2.2.2.3 Auxiliary Front Panel Power/Sleep LED Header

Pins 1 and 3 of this header duplicate the signals on pins 2 and 4 of the front panel header.

Pin	Signal Name	In/Out	Description
1	HDR_BLNK_GRN	Out	Front panel green LED
2	Not connected		
3	HDR_BLNK_YEL	Out	Front panel yellow LED

Table 17. Auxiliary Front Panel Power/Sleep LED Header

### 2.2.2.4 Front Panel Header

This section describes the functions of the front panel header. Table 18 lists the signal names of the front panel header. Figure 10 is a connection diagram for the front panel header.

Pin	Signal	In/ Out	Description	Pin	Signal	In/ Out	Description
		rive Act [Yellow	ivity LED ]			wer LEI [Green]	D
1	HD_PWR	Out	Hard disk LED pull-up to +5 V	2	HDR_BLNK_ GRN	Out	Front panel green LED
3	HDA#	Out	Hard disk active LED	4	HDR_BLNK_ YEL	Out	Front panel yellow LED
	Re	eset Swi [Purple			On/	Off Swi [Red]	tch
5	Ground		Ground	6	FPBUT_IN	In	Power switch
7	FP_RESET#	In	Reset switch	8	Ground		Ground
		Power			Not	Connec	ted
9	+5 V		Power	10	N/C		Not connected

**Table 18. Front Panel Header** 




Figure 10. Connection Diagram for Front Panel Header

#### 2.2.2.4.1 Hard Drive Activity LED Header [Yellow]

Pins 1 and 3 [Yellow] can be connected to an LED to provide a visual indicator that data is being read from or written to a hard drive. Proper LED function requires one of the following:

- A Serial ATA hard drive connected to an onboard Serial ATA connector
- An IDE hard drive connected to an onboard IDE connector

#### 2.2.2.4.2 Reset Switch Header [Purple]

Pins 5 and 7 [Purple] can be connected to a momentary single pole, single throw (SPST) type switch that is normally open. When the switch is closed, the board resets and runs the POST.

#### 2.2.2.4.3 Power/Sleep LED Header [Green]

Pins 2 and 4 [Green] can be connected to a one- or two-color LED. Table 19 shows the possible states for a one-color LED. Table 20 shows the possible states for a two-color LED.

#### Table 19. States for a One-Color Power LED

LED State	Description	
Off	Power off/sleeping	
Steady Green	Running	

#### Table 20. States for a Two-Color Power LED

LED State	Description
Off	Power off
Steady Green	Running
Steady Yellow	Sleeping

### **NOTE**

The colors listed in Table 19 and Table 20 are suggested colors only. Actual LED colors are product- or customer-specific.

#### 2.2.2.4.4 Power Switch Header [Red]

Pins 6 and 8 [Red] can be connected to a front panel momentary-contact power switch. The switch must pull the SW\_ON# pin to ground for at least 50 ms to signal the power supply to switch on or off. (The time requirement is due to internal debounce circuitry on the board.) At least two seconds must pass before the power supply will recognize another on/off signal.

#### 2.2.2.5 Front Panel USB Headers

Figure 11 is a connection diagram for the front panel USB headers.

## 🛠 INTEGRATOR'S NOTES

- The +5 V DC power on the USB headers is fused.
- Pins 1, 3, 5, and 7 comprise one USB port.
- Pins 2, 4, 6, and 8 comprise one USB port.
- Use only a front panel USB connector that conforms to the USB 2.0 specification for high-speed USB devices.




Figure 11. Connection Diagram for Front Panel USB Headers

## 2.3 Jumper Block

## 

Do not move the jumper with the power on. Always turn off the power and unplug the power cord from the computer before changing a jumper setting. Otherwise, the board could be damaged.

Figure 12 shows the location of the jumper block. The jumper block determines the BIOS Setup program's mode. Table 21 describes the jumper settings for the three modes: normal, configure, and recovery. When the jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.




Figure 12. Location of the Jumper Block

Function/Mode	Jumpe	r Setting	Configuration
Normal	1-2	1 2 3	The BIOS uses current configuration information and passwords for booting.
Configure	2-3	1 2 3	After the POST runs, Setup runs automatically. The maintenance menu is displayed.
Recovery	None	1 2 3	The BIOS attempts to recover the BIOS configuration. A recovery diskette is required.

 Table 21. BIOS Setup Configuration Jumper Settings

## 2.4 Mechanical Considerations

### 2.4.1 Form Factor

The board is designed to fit into an ATX- or microATX-form-factor chassis. Figure 13 illustrates the mechanical form factor of the board. Dimensions are given in inches [millimeters]. The outer dimensions are 8.60 inches by 9.60 inches [218.44 millimeters by 243.84 millimeters]. Location of the I/O connectors and mounting holes are in compliance with the ATX specification.




Figure 13. Board Dimensions

## 2.5 Electrical Considerations

## 2.5.1 Power Supply Considerations

## 

The +5 V standby line from the power supply must be capable of providing adequate +5 V standby current. Failure to do so can damage the power supply. The total amount of standby current required depends on the wake devices supported and manufacturing options.

Additional power required will depend on configurations chosen by the integrator.

The power supply must comply with the indicated parameters of the ATX form factor specification.

- The potential relation between 3.3 VDC and +5 VDC power rails
- The current capability of the +5 VSB line
- All timing parameters
- All voltage tolerances

For example, for a system consisting of a supported 65 W processor (see section 1.3 on page 15 for a list of supported processors), 1 GB DDR2 RAM, one hard disk drive, one optical drive, and all board peripherals enabled, the minimum recommended power supply is 200 W. Table 22 lists the recommended power supply current values.

Output Voltage	3.3 V	5 V	12 V1	12 V2	-12 V	5 VSB
Current	8.1 A	9.3 A	0.9 A	8.2 A	0.3 A	0.2 A

#### **Table 22. Recommended Power Supply Current Values**

#### For information

about	Refer to
Selecting an appropriate power supply	http://support.intel.com/support/motherboards/desktop/sb/CS-026472.htm

## 2.5.2 Fan Header Current Capability

## 

The processor fan must be connected to the processor fan header, not to a chassis fan header. Connecting the processor fan to a chassis fan header may result in onboard component damage that will halt fan operation.

Table 23 lists the current capability of the fan headers.

**Table 23. Fan Header Current Capability** 

Fan Header	Maximum Available Current
Processor fan	2.0 A
Chassis fan	1.5 A

### 2.5.3 Add-in Board Considerations

The board is designed to provide 2 A (average) of +5 V current for each add-in board. The total +5 V current draw for add-in boards for a fully loaded board (both expansion slots filled) must not exceed 6 A.

## 2.6 Thermal Considerations

## 

A chassis with a maximum internal ambient temperature of 38 °C at the processor fan inlet is a requirement. Use a processor heatsink that provides omni-directional airflow to maintain required airflow across the processor voltage regulator area.

## 

Failure to ensure appropriate airflow may result in reduced performance of both the processor and/or voltage regulator or, in some instances, damage to the board. For a list of chassis that have been tested with Intel desktop boards please refer to the following website:

#### http://developer.intel.com/design/motherbd/cooling.htm

All responsibility for determining the adequacy of any thermal or system design remains solely with the reader. Intel makes no warranties or representations that merely following the instructions presented in this document will result in a system with adequate thermal performance.

## 

Ensure that the ambient temperature does not exceed the board's maximum operating temperature. Failure to do so could cause components to exceed their maximum case temperature and malfunction. For information about the maximum operating temperature, see the environmental specifications in Section 2.8.

## 

Ensure that proper airflow is maintained in the processor voltage regulator circuit. Failure to do so may result in damage to the voltage regulator circuit. The processor voltage regulator area (item A in Figure 14) can reach a temperature of up to 85 °C in an open chassis.

Figure 14 shows the locations of the localized high temperature zones.




Figure 14. Localized High Temperature Zones

Table 24 provides maximum case temperatures for the components that are sensitive to thermal changes. The operating temperature, current load, or operating frequency could affect case temperatures. Maximum case temperatures are important when considering proper airflow to cool the board.

Component	Maximum Case Temperature
Processor	For processor case temperature, see processor datasheets and processor specification updates
Intel 82945GC GMCH	99 °C (under bias)
Intel 82801GB ICH7	110 °C (under bias, without heatsink) 99 °C (under bias, with heatsink)

Table 24. Therma	l Considerations for	Components
------------------	----------------------	------------

For information about	Refer to
Processor datasheets and specification updates	Section 1.2, page 15

## 2.7 Reliability

The Mean Time Between Failures (MTBF) prediction is calculated using component and subassembly random failure rates. The calculation is based on the Bellcore Reliability Prediction Procedure, TR-NWT-000332, Issue 4, September 1991. The MTBF prediction is used to estimate repair rates and spare parts requirements.

The MTBF data is calculated from predicted data at 55 °C. The MTBF for the D945GCPE board is 57,845 hours.

## 2.8 Environmental

Table 25 lists the environmental specifications for the board.

Parameter	Specification		
Temperature			
Non-Operating	-40 °C to +70 °C		
Operating	0 °C to +55 °C		
Shock			
Unpackaged	50 g trapezoidal waveform		
	Velocity change of 170 inche	s/second²	
Packaged	Half sine 2 millisecond		
	Product Weight (pounds)	Free Fall (inches)	Velocity Change (inches/sec <sup>2</sup> )
	<20	36	167
	21-40	30	152
	41-80	24	136
	81-100	18	118
/ibration			
Unpackaged	5 Hz to 20 Hz: 0.01 g <sup>2</sup> Hz s	loping up to 0.02 g <sup>2</sup> Hz	
	20 Hz to 500 Hz: 0.02 g <sup>2</sup> Hz	z (flat)	
Packaged	5 Hz to 40 Hz: 0.015 g <sup>2</sup> Hz	(flat)	
	40 Hz to 500 Hz: 0.015 g <sup>2</sup> H	Iz sloping down to 0.00	015 g² Hz

**Table 25. Environmental Specifications** 

Intel Desktop Board D945GCPE Technical Product Specification

**3** Overview of BIOS Features

## What This Chapter Contains

Introduction	55
BIOS Flash Memory Organization	56
Resource Configuration	56
System Management BIOS (SMBIOS)	57
BIOS Updates	58
Legacy USB Support	59
Boot Options	59
Adjusting Boot Speed	61
BIOS Security Features	
	Resource Configuration System Management BIOS (SMBIOS) BIOS Updates Legacy USB Support Boot Options Adjusting Boot Speed

## 3.1 Introduction

The boards use an Intel BIOS that is stored in the Serial Peripheral Interface Flash Memory (SPI Flash) and can be updated using a disk-based program. The SPI Flash contains the BIOS Setup program, POST, the PCI auto-configuration utility, and Plug and Play support.

The BIOS displays a message during POST identifying the type of BIOS and a revision code. The initial production BIOSs are identified as PE94510M.86A.

When the BIOS Setup configuration jumper is set to configure mode and the computer is powered-up, the BIOS compares the processor version and the microcode version in the BIOS and reports if the two match.

The BIOS Setup program can be used to view and change the BIOS settings for the computer. The BIOS Setup program is accessed by pressing the <F2> key after the Power-On Self-Test (POST) memory test begins and before the operating system boot begins. The menu bar is shown below.

Maintenance	Main	Advanced	Security	Power	Boot	Exit	
-------------	------	----------	----------	-------	------	------	--

### **NOTE**

The maintenance menu is displayed only when the Desktop Board is in configure mode. Section 2.3 on page 46 shows how to put the Desktop Board in configure mode.

Table 26 lists the BIOS Setup program menu features.

Maintenance	Main	Advanced	Security	Power	Boot	Exit
Clears	Displays	Configures	Sets	Configures	Selects boot	Saves or
passwords and	processor	advanced	passwords	power	options	discards
displays	and memory	features	and security	management		changes to
processor	configuration	available	features	features and		Setup
information		through the		power supply		program
		chipset		controls		options

Table 26. BIOS Setup Program Menu Bar

Table 27 lists the function keys available for menu screens.

Table 27. BIOS Setup	Program	Function	Keys
----------------------	---------	----------	------

<b>BIOS Setup Program Function Key</b>	Description
$<\leftrightarrow$ or $<\rightarrow$ >	Selects a different menu screen (Moves the cursor left or right)
<^> or <↓>	Selects an item (Moves the cursor up or down)
<tab></tab>	Selects a field (Not implemented)
<enter></enter>	Executes command or selects the submenu
<f9></f9>	Load the default configuration values for the current menu
<f10></f10>	Save the current values and exits the BIOS Setup program
<esc></esc>	Exits the menu

## 3.2 BIOS Flash Memory Organization

The Serial Peripheral Interface Flash Memory (SPI Flash) includes a 4 Mbit (512 KB) flash memory device.

## 3.3 Resource Configuration

## 3.3.1 PCI Autoconfiguration

The BIOS can automatically configure PCI devices. PCI devices may be onboard or add-in cards. Autoconfiguration lets a user insert or remove PCI cards without having to configure the system. When a user turns on the system after adding a PCI card, the BIOS automatically configures interrupts, the I/O space, and other system resources. Any interrupts set to Available in Setup are considered to be available for use by the add-in card.

## 3.3.2 PCI IDE Support

If you select Auto in the BIOS Setup program, the BIOS automatically sets up the PCI IDE connector with independent I/O channel support. The IDE interface supports hard drives up to ATA-66/100 and recognizes any ATAPI compliant devices, including CD-ROM drives, tape drives, and Ultra DMA drives. The interface also supports second-generation SATA drives. The BIOS determines the capabilities of each drive and configures them to optimize capacity and performance. To take advantage of the high capacities typically available today, hard drives are automatically configured for Logical Block Addressing (LBA) and to PIO Mode 3 or 4, depending on the capability of the drive. You can override the auto-configuration options by specifying manual configuration in the BIOS Setup program.

To use ATA-66/100 features the following items are required:

- An ATA-66/100 peripheral device
- An ATA-66/100 compatible cable
- ATA-66/100 operating system device drivers

### NOTE

Do not connect an ATA device as a slave on the same IDE cable as an ATAPI master device. For example, do not connect an ATA hard drive as a slave to an ATAPI CD-ROM drive.

## 3.4 System Management BIOS (SMBIOS)

SMBIOS is a Desktop Management Interface (DMI) compliant method for managing computers in a managed network.

The main component of SMBIOS is the Management Information Format (MIF) database, which contains information about the computing system and its components. Using SMBIOS, a system administrator can obtain the system types, capabilities, operational status, and installation dates for system components. The MIF database defines the data and provides the method for accessing this information. The BIOS enables applications such as third-party management software to use SMBIOS. The BIOS stores and reports the following SMBIOS information:

- BIOS data, such as the BIOS revision level
- Fixed-system data, such as peripherals, serial numbers, and asset tags
- Resource data, such as memory size, cache size, and processor speed
- Dynamic data, such as event detection and error logging

Non-Plug and Play operating systems require an additional interface for obtaining the SMBIOS information. The BIOS supports an SMBIOS table interface for such operating systems. Using this support, an SMBIOS service-level application running on a non-Plug and Play operating system can obtain the SMBIOS information. Additional board information can be found in the BIOS under the Additional Information header under the Main BIOS page.

## 3.5 **BIOS Updates**

The BIOS can be updated using either of the following utilities, which are available on the Intel World Wide Web site:

- Intel<sup>®</sup> Express BIOS Update utility, which enables automated updating while in the Windows environment. Using this utility, the BIOS can be updated from a file on a hard disk, a 1.44 MB diskette, or a CD-ROM, or from the file location on the Web.
- Intel<sup>®</sup> Flash Memory Update Utility, which requires creation of a boot diskette and manual rebooting of the system. Using this utility, the BIOS can be updated from a file on a 1.44 MB diskette (from a legacy diskette drive or an LS-120 diskette drive) or a CD-ROM.

Both utilities verify that the updated BIOS matches the target system to prevent accidentally installing an incompatible BIOS.

## **NOTE**

*Review the instructions distributed with the upgrade utility before attempting a BIOS update.* 

#### For information about

The Intel World Wide Web site	Section 1.2, page 15

Refer to

### 3.5.1 Language Support

The BIOS Setup program and help messages are supported in US English. Additional languages are available in the Integrator's Toolkit utility. Check the Intel website for details.

### 3.5.2 Custom Splash Screen

During POST, an Intel<sup>®</sup> splash screen is displayed by default. This splash screen can be augmented with a custom splash screen. The Integrator's Toolkit that is available from Intel can be used to create a custom splash screen.



If you add a custom splash screen, it will share space with the Intel branded logo.

For information about	Refer to
The Intel World Wide Web site	Section 1.2, page 15

## 3.6 Legacy USB Support

Legacy USB support enables USB devices to be used even when the operating system's USB drivers are not yet available. Legacy USB support is used to access the BIOS Setup program, and to install an operating system that supports USB.

Legacy USB support operates as follows:

- 1. When you apply power to the computer, legacy support is disabled.
- 2. POST begins.
- 3. Legacy USB support is enabled by the BIOS allowing you to use a USB keyboard to enter and configure the BIOS Setup program and the maintenance menu.
- 4. POST completes.
- The operating system loads. While the operating system is loading, USB keyboards and mice are recognized and may be used to configure the operating system.
- 6. After the operating system loads the USB drivers, all legacy and non-legacy USB devices are recognized by the operating system, and Legacy USB support from the BIOS is no longer used.

To install an operating system that supports USB, follow the operating system's installation instructions.

## 3.7 Boot Options

In the BIOS Setup program, the user can choose to boot from a diskette drive, hard drives, CD-ROM, or the network. The default setting is for the diskette drive to be the first boot device, the hard drive second, and the ATAPI CD-ROM third. The fourth device is disabled.

### 3.7.1 CD-ROM Boot

Booting from CD-ROM is supported in compliance to the El Torito bootable CD-ROM format specification. Under the Boot menu in the BIOS Setup program, ATAPI CD-ROM is listed as a boot device. Boot devices are defined in priority order. Accordingly, if there is not a bootable CD in the CD-ROM drive, the system will attempt to boot from the next defined drive.

### 3.7.2 Network Boot

The network can be selected as a boot device. This selection allows booting from the onboard LAN or a network add-in card with a remote boot ROM installed.

Pressing the <F12> key during POST automatically forces booting from the LAN. To use this key during POST, the User Access Level in the BIOS Setup program's Security menu must be set to Full.

### **3.7.3 Booting Without Attached Devices**

For use in embedded applications, the BIOS has been designed so that after passing the POST, the operating system loader is invoked even if the following devices are not present:

- Video adapter
- Keyboard
- Mouse

## 3.7.4 Changing the Default Boot Device During POST

Pressing the <F10> key during POST causes a boot device menu to be displayed. This menu displays the list of available boot devices (as set in the BIOS setup program's Boot Device Priority Submenu). Table 28 lists the boot device menu options.

Boot Device Menu Function Keys	Description
<^> or <↓>	Selects a default boot device
<enter></enter>	Exits the menu, saves changes, and boots from the selected device
<esc></esc>	Exits the menu without saving changes

**Table 28. Boot Device Menu Options** 

## 3.8 Adjusting Boot Speed

These factors affect system boot speed:

- Selecting and configuring peripherals properly
- Optimized BIOS boot parameters

## 3.8.1 Peripheral Selection and Configuration

The following techniques help improve system boot speed:

- Choose a hard drive with parameters such as "power-up to data ready" less than eight seconds, that minimize hard drive startup delays.
- Select a CD-ROM drive with a fast initialization rate. This rate can influence POST execution time.
- Eliminate unnecessary add-in adapter features, such as logo displays, screen repaints, or mode changes in POST. These features may add time to the boot process.
- Try different monitors. Some monitors initialize and communicate with the BIOS more quickly, which enables the system to boot more quickly.

## 3.8.2 BIOS Boot Optimizations

Use of the following BIOS Setup program settings reduces the POST execution time.

In the Boot Menu:

- Set the hard disk drive as the first boot device. As a result, the POST does not first seek a diskette drive, which saves about one second from the POST execution time.
- Disable Quiet Boot, which eliminates display of the logo splash screen. This could save several seconds of painting complex graphic images and changing video modes.

In the Peripheral Configuration submenu, disable the LAN device if it will not be used. This can reduce up to four seconds of option ROM boot time.



### ΝΟΤΕ

It is possible to optimize the boot process to the point where the system boots so quickly that the Intel logo screen (or a custom logo splash screen) will not be seen. Monitors and hard disk drives with minimum initialization times can also contribute to a boot time that might be so fast that necessary logo screens and POST messages cannot be seen.

This boot time may be so fast that some drives might be not be initialized at all. If this condition should occur, it is possible to introduce a programmable delay ranging from three to 30 seconds (using the Hard Disk Pre-Delay feature of the Advanced Menu in the Drive Configuration Submenu of the BIOS Setup program).

## **3.9 BIOS Security Features**

The BIOS includes security features that restrict access to the BIOS Setup program and who can boot the computer. A supervisor password and a user password can be set for the BIOS Setup program and for booting the computer, with the following restrictions:

- The supervisor password gives unrestricted access to view and change all the Setup options in the BIOS Setup program. This is the supervisor mode.
- The user password gives restricted access to view and change Setup options in the BIOS Setup program. This is the user mode.
- If only the supervisor password is set, pressing the <Enter> key at the password prompt of the BIOS Setup program allows the user restricted access to Setup.
- If both the supervisor and user passwords are set, users can enter either the supervisor password or the user password to access Setup. Users have access to Setup respective to which password is entered.
- Setting the user password restricts who can boot the computer. The password prompt will be displayed before the computer is booted. If only the supervisor password is set, the computer boots without asking for a password. If both passwords are set, the user can enter either password to boot the computer.
- For enhanced security, use different passwords for the supervisor and user passwords.
- Valid password characters are A-Z, a-z, and 0-9. Passwords may be up to 16 characters in length.

Table 29 shows the effects of setting the supervisor password and user password. This table is for reference only and is not displayed on the screen.

Password Set	Supervisor Mode	User Mode	Setup Options	Password to Enter Setup	Password During Boot
Neither	Can change all options (Note)	Can change all options (Note)	None	None	None
Supervisor only	Can change all options	Can change a limited number of options	Supervisor Password	Supervisor	None
User only	N/A	Can change all options	Enter Password Clear User Password	User	User
Supervisor and user set	Can change all options	Can change a limited number of options	Supervisor Password Enter Password	Supervisor or user	Supervisor or user

**Table 29. Supervisor and User Password Functions** 

Note: If no password is set, any user can change all Setup options.

## What This Chapter Contains

4.1	BIOS Front-panel Power LED Codes	63
4.2	BIOS Error Messages	63
4.3	Port 80h POST Codes	64

## 4.1 BIOS Front-panel Power LED Codes

The front-panel power LED blinks off and on to display messages. For example, the power LED is on when the system is powered on, and blinks off for 0.5 second when processor initialization is complete. In addition, whenever a recoverable error occurs during POST, the BIOS causes the front-panel power LED to blink an error message describing the problem (see Table 30).

Туре	Pattern
Processor initialization complete	On when system powers up, then off for 0.5 second.
POST complete	On when system powers up, then off for 0.5 second.
BIOS update in progress	Off when update begins, then on for 0.5 second, then off for 0.5 second; pattern repeats until BIOS update is complete.
Video error	On-off (0.5 second each) two times, then 3.0 second pause (off) between on-off blink pattern; repeat entire pattern (two on-off blinks and pause) until system is powered off.
Memory error	On-off (0.5 second each) three times, then 3.0 second pause (off) between on-off blink pattern; repeat entire pattern (three on-off blinks and 3-second pause) until system is powered off.
Thermal warning	On-off (0.5 second each) four times, then 3.0 second pause (off) between on-off blink pattern; repeat entire pattern (four on-off blinks and 3-second pause) until 16 <sup>th</sup> on blink, then end.

#### Table 30. Front-panel Power LED Blink Codes

## 4.2 **BIOS Error Messages**

Table 31 lists the error messages and provides a brief description of each.

Error Message	Explanation
CMOS Battery Low	The battery may be losing power. Replace the battery soon.
CMOS Checksum Bad	The CMOS checksum is incorrect. CMOS memory may have been corrupted. Run Setup to reset values.
Memory Size Decreased	Memory size has decreased since the last boot. If no memory was removed then memory may be bad.
No Boot Device Available	System did not find a device to boot.

#### **Table 31. BIOS Error Messages**

## 4.3 Port 80h POST Codes

During the POST, the BIOS generates diagnostic progress codes (POST-codes) to I/O port 80h. If the POST fails, execution stops and the last POST code generated is left at port 80h. This code is useful for determining the point where an error occurred.

Displaying the POST-codes requires a PCI bus add-in card, often called a POST card. The POST card can decode the port and display the contents on a medium such as a seven-segment display.

### NOTE

The POST card must be installed in PCI bus connector 1.

The following tables provide information about the POST codes generated by the BIOS:

- Table 32 lists the Port 80h POST code ranges
- Table 33 lists the Port 80h POST codes themselves
- Table 34 lists the Port 80h POST sequence

### **NOTE**

In the tables listed above, all POST codes and range values are listed in hexadecimal.

Range	Category/Subsystem	
00 – 0F	Debug codes: Can be used by any PEIM/driver for debug.	
10 - 1F	Host Processors: 1F is an unrecoverable CPU error.	
20 – 2F	Memory/Chipset: 2F is no memory detected or no useful memory detected.	
30 – 3F	Recovery: 3F indicated recovery failure.	
40 – 4F	Reserved for future use.	
50 – 5F	I/O Busses: PCI, USB, ATA, etc. 5F is an unrecoverable error. Start with PCI.	
60 – 6F	Reserved for future use (for new busses).	
70 – 7F	Output Devices: All output consoles. 7F is an unrecoverable error.	
80 - 8F	Reserved for future use (new output console codes).	
90 – 9F	Input devices: Keyboard/Mouse. 9F is an unrecoverable error.	
A0 – AF	Reserved for future use (new input console codes).	
B0 – BF	Boot Devices: Includes fixed media and removable media. BF is an unrecoverable error.	
C0 – CF	Reserved for future use.	
D0 - DF	Boot device selection.	
E0 – FF	E0 – EE: Miscellaneous codes. See Table 33.	
	EF: boot/S3 resume failure.	
	F0 – FF: FF processor exception.	

#### Table 32. Port 80h POST Code Ranges

POST Code	Description of POST Operation	
	Host Processor	
10	Power-on initialization of the host processor (Boot Strap Processor)	
11	Host processor Cache initialization (including APs)	
12	Starting Application processor initialization	
13	SMM initialization	
	Chipset	
21	Initializing a chipset component	
	Memory	
22	Reading SPD from memory DIMMs	
23	Detecting presence of memory DIMMs	
24	Programming timing parameters in the memory controller and the DIMMs	
25	Configuring memory	
26	Optimizing memory settings	
27	Initializing memory, such as ECC init	
28	Testing memory	
	PCI Bus	
50	Enumerating PCI busses	
51	Allocating resources to PCI bus	
52	Hot Plug PCI controller initialization	
53 - 57	Reserved for PCI Bus	
	USB	
58	Resetting USB bus	
59	Reserved for USB	
	ATA/ATAPI/SATA	
5A	Resetting PATA/SATA bus and all devices	
5B	Reserved for ATA	
	SMBus	
5C	Resetting SMBUS	
5D	Reserved for SMBUS	
	Local Console	
70	Resetting the VGA controller	
71	Disabling the VGA controller	
72	Enabling the VGA controller	
	Remote Console	
78	Resetting the console controller	
79	Disabling the console controller	
7A	Enabling the console controller	

#### Table 33. Port 80h POST Codes

continued

POST Code	Description of POST Operation		
	Keyboard (PS/2 or USB)		
90	Resetting keyboard		
91	Disabling keyboard		
92	Detecting presence of keyboard		
93	Enabling keyboard		
94	Clearing keyboard input buffer		
95	Instructing keyboard controller to run Self Test (PS2 only)		
	Mouse (PS/2 or USB)		
98	Resetting mouse		
99	Disabling mouse		
9A	Detecting presence of mouse		
9B	Enabling mouse		
	Fixed Media		
B0	Resetting fixed media		
B1	Disabling fixed media		
B2	Detecting presence of a fixed media (IDE hard drive detection etc.)		
B3	Enabling/configuring a fixed media		
	Removable media		
B8	Resetting removable media		
В9	Disabling removable media		
BA	Detecting presence of a removable media (IDE, CD-ROM detection, etc.)		
BC	Enabling/configuring a removable media		
	BDS		
Dy	Trying boot selection y (y=0 to 15)		
	PEI Core		
EO	Started dispatching PEIMs (emitted on first report of EFI_SW_PC_INIT_BEGIN EFI_SW_PEI_PC_HANDOFF_TO_NEXT)		
E2	Permanent memory found		
E1, E3	Reserved for PEI/PEIMs		
	DXE Core		
E4	Entered DXE phase		
E5	Started dispatching drivers		
E6	Started connecting drivers		

Table 33. Port 80h POST Codes (continued)

continued

POST Code	Description of POST Operation	
	DXE Drivers	
E7	Waiting for user input	
E8	Checking password	
E9	Entering BIOS setup	
EB	Calling Legacy Option ROMs	
	Runtime Phase/EFI OS Boot	
F4	Entering Sleep state	
F5	Exiting Sleep state	
F8	EFI boot service ExitBootServices () has been called	
F9	EFI runtime service SetVirtualAddressMap () has been called	
FA	EFI runtime service ResetSystem ( ) has been called	
	PEIMs/Recovery	
30	Crisis Recovery has initiated per User request	
31	Crisis Recovery has initiated by software (corrupt flash)	
34	Loading recovery capsule	
35	Handing off control to the recovery capsule	
3F	Unable to recover	

Table 33. Port 80h POST Codes (continued)

POST Code	Description
21	Initializing a chipset component
22	Reading SPD from memory DIMMs
23	Detecting presence of memory DIMMs
25	Configuring memory
28	Testing memory
34	Loading recovery capsule
	Entered DXE phase
E4	
12	Starting Application processor initialization
13	SMM initialization
50	Enumerating PCI busses
51	Allocating resourced to PCI bus
92	Detecting the presence of the keyboard
90	Resetting keyboard
94	Clearing keyboard input buffer
95	Keyboard Self Test
EB	Calling Video BIOS
58	Resetting USB bus
5A	Resetting PATA/SATA bus and all devices
92	Detecting the presence of the keyboard
90	Resetting keyboard
94	Clearing keyboard input buffer
5A	Resetting PATA/SATA bus and all devices
28	Testing memory
90	Resetting keyboard
94	Clearing keyboard input buffer
E7	Waiting for user input
01	INT 19
00	Ready to boot

Table 34. Typical Port 80h POST Sequence

## 5 Regulatory Compliance and Battery Disposal Information

## What This Chapter Contains

5.1	Regulatory Compliance	69
5.2	Battery Disposal Information	77

## 5.1 Regulatory Compliance

This section contains the following regulatory compliance information for Desktop Board D945GCPE:

- Safety standards
- European Union Declaration of Conformity statement
- Product Ecology statements
- Electromagnetic Compatibility (EMC) standards
- Product certification markings

### 5.1.1 Safety Standards

Desktop Board D945GCPE complies with the safety standards stated in Table 35 when correctly installed in a compatible host system.

#### **Table 35. Safety Standards**

Standard	Title	
UL 60950-1, First Edition	Information Technology Equipment – Safety - Part 1: General Requirements (USA and Canada)	
EN 60950-1:2006, Second	Information Technology Equipment – Safety - Part 1: General	
Edition	Requirements (European Union)	
IEC 60950-1:2005, Second	Information Technology Equipment – Safety - Part 1: General	
Edition	Requirements (International)	

### 5.1.2 European Union Declaration of Conformity Statement

We, Intel Corporation, declare under our sole responsibility that the product Intel<sup>®</sup> Desktop Board D945GCPE is in conformity with all applicable essential requirements necessary for CE marking, following the provisions of the European Council Directive 2004/108/EC (EMC Directive) and 2006/95/EC (Low Voltage Directive).

The product is properly CE marked demonstrating this conformity and is for distribution within all member states of the EU with no restrictions.

# CE

This product follows the provisions of the European Directives 2004/108/EC and 2006/95/EC.

**Čeština** Tento výrobek odpovídá požadavkům evropských směrnic 2004/108/EC a 2006/95/EC.

**Dansk** Dette produkt er i overensstemmelse med det europæiske direktiv 2004/108/EC & 2006/95/EC.

**Dutch** Dit product is in navolging van de bepalingen van Europees Directief 2004/108/EC & 2006/95/EC.

*Eesti* Antud toode vastab Euroopa direktiivides 2004/108/EC ja 2006/95/EC kehtestatud nõuetele.

Suomi Tämä tuote noudattaa EU-direktiivin 2004/108/EC & 2006/95/EC määräyksiä.

*Français* Ce produit est conforme aux exigences de la Directive Européenne 2004/108/EC & 2006/95/EC.

**Deutsch** Dieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 2004/108/EC & 2006/95/EC.

**Ελληνικά** Το παρόν προϊόν ακολουθεί τις διατάξεις των Ευρωπαϊκών Οδηγιών 2004/108/EC και 2006/95/EC.

*Magyar* E termék megfelel a 2004/108/EC és 2006/95/EC Európai Irányelv előírásainak.

*Icelandic* Þessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 2004/108/EC & 2006/95/EC.

*Italiano* Questo prodotto è conforme alla Direttiva Europea 2004/108/EC & 2006/95/EC.

*Latviešu* Šis produkts atbilst Eiropas Direktīvu 2004/108/EC un 2006/95/EC noteikumiem.

*Lietuvių* Šis produktas atitinka Europos direktyvų 2004/108/EC ir 2006/95/EC nuostatas.

*Malti* Dan il-prodott hu konformi mal-provvedimenti tad-Direttivi Ewropej 2004/108/EC u 2006/95/EC.

**Norsk** Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 2004/108/EC & 2006/95/EC.

**Polski** Niniejszy produkt jest zgodny z postanowieniami Dyrektyw Unii Europejskiej 2004/108/EC i 73/23/EWG.

**Portuguese** Este produto cumpre com as normas da Diretiva Européia 2004/108/EC & 2006/95/EC.

**Español** Este producto cumple con las normas del Directivo Europeo 2004/108/EC & 2006/95/EC.

**Slovensky** Tento produkt je v súlade s ustanoveniami európskych direktív 2004/108/EC a 2006/95/EC.

**Slovenščina** Izdelek je skladen z določbami evropskih direktiv 2004/108/EC in 2006/95/EC.

**Svenska** Denna produkt har tillverkats i enlighet med EG-direktiv 2004/108/EC & 2006/95/EC.

*Türkçe* Bu ürün, Avrupa Birliği'nin 2004/108/EC ve 2006/95/EC yönergelerine uyar.

### 5.1.3 Product Ecology Statements

The following information is provided to address worldwide product ecology concerns and regulations.

#### 5.1.3.1 Disposal Considerations

This product contains the following materials that may be regulated upon disposal: lead solder on the printed wiring board assembly.

#### 5.1.3.2 Recycling Considerations

As part of its commitment to environmental responsibility, Intel has implemented the Intel Product Recycling Program to allow retail consumers of Intel's branded products to return used products to selected locations for proper recycling.

Please consult the <u>http://www.intel.com/intel/other/ehs/product\_ecology</u> for the details of this program, including the scope of covered products, available locations, shipping instructions, terms and conditions, etc.

#### 中文

作为其对环境责任之承诺的部分,英特尔已实施 Intel Product Recycling Program (英特尔产品回收计划),以允许英特尔品牌产品的零售消费者将使用过的产品退还至指定地点作 恰当的重复使用处理。

请参考<u>http://www.intel.com/intel/other/ehs/product\_ecology</u> 了解此计划的详情,包括涉及产品之范围、回收地点、运送指导、条款和条件等。

#### Deutsch

Als Teil von Intels Engagement für den Umweltschutz hat das Unternehmen das Intel Produkt-Recyclingprogramm implementiert, das Einzelhandelskunden von Intel Markenprodukten ermöglicht, gebrauchte Produkte an ausgewählte Standorte für ordnungsgemäßes Recycling zurückzugeben.

Details zu diesem Programm, einschließlich der darin eingeschlossenen Produkte, verfügbaren Standorte, Versandanweisungen, Bedingungen usw., finden Sie auf der <u>http://www.intel.com/intel/other/ehs/product\_ecology</u>

#### Español

Como parte de su compromiso de responsabilidad medioambiental, Intel ha implantado el programa de reciclaje de productos Intel, que permite que los consumidores al detalle de los productos Intel devuelvan los productos usados en los lugares seleccionados para su correspondiente reciclado.

Consulte la <u>http://www.intel.com/intel/other/ehs/product\_ecology</u> para ver los detalles del programa, que incluye los productos que abarca, los lugares disponibles, instrucciones de envío, términos y condiciones, etc.

#### Français

Dans le cadre de son engagement pour la protection de l'environnement, Intel a mis en œuvre le programme Intel Product Recycling Program (Programme de recyclage des produits Intel) pour permettre aux consommateurs de produits Intel de recycler les produits usés en les retournant à des adresses spécifiées.

Visitez la page Web <u>http://www.intel.com/intel/other/ehs/product\_ecology</u> pour en savoir plus sur ce programme, à savoir les produits concernés, les adresses disponibles, les instructions d'expédition, les conditions générales, etc.

#### 日本語

インテルでは、環境保護活動の一環として、使い終えたインテル ブランド製品を指定の場所へ返送していただき、リサイクルを適切に行えるよう、インテル製品リサイクル プログラムを発足させました。

対象製品、返送先、返送方法、ご利用規約など、このプログラムの詳細情報は、<u>http://www.intel.com/intel</u> /<u>other/ehs/product\_ecology</u> (英語)をご覧ください。

#### Malay

Sebagai sebahagian daripada komitmennya terhadap tanggungjawab persekitaran, Intel telah melaksanakan Program Kitar Semula Produk untuk membenarkan pengguna-pengguna runcit produk jenama Intel memulangkan produk terguna ke lokasi-lokasi terpilih untuk dikitarkan semula dengan betul.

Sila rujuk <u>http://www.intel.com/intel/other/ehs/product\_ecology</u> untuk mendapatkan butirbutir program ini, termasuklah skop produk yang dirangkumi, lokasi-lokasi tersedia, arahan penghantaran, terma & syarat, dsb.

#### Portuguese

Como parte deste compromisso com o respeito ao ambiente, a Intel implementou o Programa de Reciclagem de Produtos para que os consumidores finais possam enviar produtos Intel usados para locais selecionados, onde esses produtos são reciclados de maneira adequada.

Consulte o site <u>http://www.intel.com/intel/other/ehs/product\_ecology</u> (em Inglês) para obter os detalhes sobre este programa, inclusive o escopo dos produtos cobertos, os locais disponíveis, as instruções de envio, os termos e condições, etc.

#### Russian

В качестве части своих обязательств к окружающей среде, в Intel создана программа утилизации продукции Intel (Product Recycling Program) для предоставления конечным пользователям марок продукции Intel возможности возврата используемой продукции в специализированные пункты для должной утилизации.

Пожалуйста, обратитесь на веб-сайт

http://www.intel.com/intel/other/ehs/product\_ecology за информацией об этой программе, принимаемых продуктах, местах приема, инструкциях об отправке, положениях и условиях и т.д.

#### Türkçe

Intel, çevre sorumluluğuna bağımlılığının bir parçası olarak, perakende tüketicilerin Intel markalı kullanılmış ürünlerini belirlenmiş merkezlere iade edip uygun şekilde geri dönüştürmesini amaçlayan Intel Ürünleri Geri Dönüşüm Programı'nı uygulamaya koymuştur.

Bu programın ürün kapsamı, ürün iade merkezleri, nakliye talimatları, kayıtlar ve şartlar v.s dahil bütün ayrıntılarını ögrenmek için lütfen http://www.intel.com/intel/other/ehs/product\_ecology Web sayfasına gidin.

### 5.1.3.3 Lead Free Desktop Board

This Desktop Board is a European Union Restriction of Hazardous Substances (EU RoHS Directive 2002/95/EC) compliant product. EU RoHS restricts the use of six materials. One of the six restricted materials is lead.

This Desktop Board is lead free although certain discrete components used on the board contain a small amount of lead which is necessary for component performance and/or reliability. This Desktop Board is referred to as "Lead-free second level interconnect." The board substrate and the solder connections from the board to the components (second-level connections) are all lead free.

China bans the same substances and has the same limits as EU RoHS; however it requires different product marking and controlled substance information. The required mark shows the Environmental Friendly Usage Period (EFUP). The EFUP is defined as the number of years for which controlled listed substances will not leak or chemically deteriorate while in the product.

Table 36 shows the various forms of the "Lead-Free 2<sup>nd</sup> Level Interconnect" mark as it appears on the board and accompanying collateral.

Description	Mark
Lead-Free 2 <sup>nd</sup> Level Interconnect: This symbol is used to identify electrical and electronic assemblies and components in which the lead (Pb) concentration level in the	2 <sup>nd</sup> Level Interconnect
desktop board substrate and the solder connections from the board	or
to the components (second-level interconnect) is not greater than 0.1% by weight (1000 ppm).	2nd Ivl Intct
	or
	Pb 2LI

#### **Table 36. Lead-Free Board Markings**

### 5.1.4 EMC Regulations


Desktop Board D945GCPE complies with the EMC regulations stated in Table 37 when correctly installed in a compatible host system.

Regulation	Title	
FCC 47 CFR Part 15, Subpart B	Title 47 of the Code of Federal Regulations, Part 15, Subpart B, Radio Frequency Devices. (USA)	
ICES-003 Issue 4 (Class B)	Interference-Causing Equipment Standard, Digital Apparatus. (Canada)	
EN55022: 2006 (Class B)	Limits and methods of measurement of Radio Interference Characteristics of Information Technology Equipment. (European Union)	
EN55024:1998	Information Technology Equipment – Immunity Characteristics Limits and methods of measurement. (European Union)	
EN55022:2006Australian Communications Authority, Standard for Electromagneti(Class B)Compatibility. (Australia and New Zealand)		
CISPR 222005 +A1:2005 +A2:2006 (Class B)	Limits and methods of measurement of Radio Disturbance Characteristics of Information Technology Equipment. (International)	
CISPR 24: 1997Information Technology Equipment – Immunity Characteristics – Lim+A1:2001 +A2:2002Methods of Measurement. (International)		
VCCI V-3/2007.04, V-4/2007.04, Class B	Voluntary Control for Interference by Information Technology Equipment. (Japan)	

**Table 37. EMC Regulations** 

Japanese Kanji statement translation: this is a Class B product based on the standard of the Voluntary Control Council for Interference from Information Technology Equipment (VCCI). If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスB情報技術装置です。この装置は、家庭環境で使用すること を目的としていますが、この装置がラジオやテレビジョン受信機に近接して 使用されると、受信障害を引き起こすことがあります。 取扱説明書に従って正しい取り扱いをして下さい。 Korean Class B statement translation: this is household equipment that is certified to comply with EMC requirements. You may use this equipment in residential environments and other non-residential environments.



## 5.1.5 Product Certification Markings (Board Level)

Desktop Board D945GCPE has the product certification markings shown in Table 38:

#### **Table 38. Product Certification Markings**

Description	Mark
UL joint US/Canada Recognized Component mark. Includes adjacent UL file number for Intel desktop boards: E210882.	
FCC Declaration of Conformity logo mark for Class B equipment. Includes Intel name and D945GCPE model designation.	FCC Trade Name Model Number
CE mark. Declaring compliance to European Union (EU) EMC directive and Low Voltage directive.	CE
Australian Communications Authority (ACA) C-tick mark. Includes adjacent Intel supplier code number, N-232.	C
Japan VCCI (Voluntary Control Council for Interference) mark.	<b>I</b>
S. Korea MIC (Ministry of Information and Communication) mark. Includes adjacent MIC certification number: CPU-D945GCPE (B)	MIC
Taiwan BSMI (Bureau of Standards, Metrology and Inspections) mark. Includes adjacent Intel company number, D33025.	€
Printed wiring board manufacturer's recognition mark. Consists of a unique UL recognized manufacturer's logo, along with a flammability rating (solder side).	V-0
<b>China RoHS/Environmentally Friendly Use Period Logo:</b> This is an example of the symbol used on Intel Desktop Boards and associated collateral. The color of the mark may vary depending upon the application. The Environmental Friendly Usage Period (EFUP) for Intel Desktop Boards has been determined to be 10 years.	

#### 5.2 **Battery Disposal Information**

## 🗥 CAUTION

Risk of explosion if the battery is replaced with an incorrect type. Batteries should be recycled where possible. Disposal of used batteries must be in accordance with local environmental regulations.



## 

Risque d'explosion si la pile usagée est remplacée par une pile de type incorrect. Les piles usagées doivent être recyclées dans la mesure du possible. La mise au rebut des piles usagées doit respecter les réglementations locales en vigueur en matière de protection de l'environnement.



### 🤼 FORHOLDSREGEL

Eksplosionsfare, hvis batteriet erstattes med et batteri af en forkert type. Batterier bør om muligt genbruges. Bortskaffelse af brugte batterier bør foregå i overensstemmelse med gældende miljølovgivning.

## OBS!

Det kan oppstå eksplosjonsfare hvis batteriet skiftes ut med feil type. Brukte batterier bør kastes i henhold til gjeldende miljølovgivning.



### 

Risk för explosion om batteriet ersätts med felaktig batterityp. Batterier ska kasseras enligt de lokala miljövårdsbestämmelserna.

## 🔔 varo

Räjähdysvaara, jos pariston tyyppi on väärä. Paristot on kierrätettävä, jos se on mahdollista. Käytetyt paristot on hävitettävä paikallisten ympäristömääräysten mukaisesti.



### 🔼 VORSICHT

Bei falschem Einsetzen einer neuen Batterie besteht Explosionsgefahr. Die Batterie darf nur durch denselben oder einen entsprechenden, vom Hersteller empfohlenen Batterietyp ersetzt werden. Entsorgen Sie verbrauchte Batterien den Anweisungen des Herstellers entsprechend.



### **AVVERTIMENTO**

Esiste il pericolo di un esplosione se la pila non viene sostituita in modo corretto. Utilizzare solo pile uguali o di tipo equivalente a quelle consigliate dal produttore. Per disfarsi delle pile usate, sequire le istruzioni del produttore.



Existe peligro de explosión si la pila no se cambia de forma adecuada. Utilice solamente pilas iguales o del mismo tipo que las recomendadas por el fabricante del equipo. Para deshacerse de las pilas usadas, siga igualmente las instrucciones del fabricante.

### 

Er bestaat ontploffingsgevaar als de batterij wordt vervangen door een onjuist type batterij. Batterijen moeten zoveel mogelijk worden gerecycled. Houd u bij het weggooien van gebruikte batterijen aan de plaatselijke milieuwetgeving.

## 🔔 ATENCÃO

Haverá risco de explosão se a bateria for substituída por um tipo de bateria incorreto. As baterias devem ser recicladas nos locais apropriados. A eliminação de baterias usadas deve ser feita de acordo com as regulamentações ambientais da região.

## AŚCIAROŽZNAŚĆ

Існуе рызыка выбуху, калі заменены акумулятар неправільнага тыпу. Акумулятары павінны, па магчымасці, перепрацоўвацца. Пазбаўляцца ад старых акумулятараў патрэбна згодна з мясцовым заканадаўствам па экалогіі.

## <u> upozorn</u>ìní

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.

## <u> Π</u>ροσοχή

Υπάρχει κίνδυνος για έκρηξη σε περίπτωση που η μπαταρία αντικατασταθεί από μία λανθασμένου τύπου. Οι μπαταρίες θα πρέπει να ανακυκλώνονται όταν κάτι τέτοιο είναι δυνατό. Η απόρριψη των χρησιμοποιημένων μπαταριών πρέπει να γίνεται σύμφωνα με τους κατά τόπο περιβαλλοντικούς κανονισμούς.



## 🗥 VIGYÁZAT

Ha a telepet nem a megfelelő típusú telepre cseréli, az felrobbanhat. A telepeket lehetőség szerint újra kell hasznosítani. A használt telepeket a helyi környezetvédelmi előírásoknak megfelelően kell kiselejtezni.

## 注意

異なる種類の電池を使用すると、爆発の危険があります。リサイクル が可能な地域であれば、電池をリサイクルしてください。使用後の電 池を破棄する際には、地域の環境規制に従ってください。



AWAS

Risiko letupan wujud jika bateri digantikan dengan jenis yang tidak betul. Bateri sepatutnya dikitar semula jika boleh. Pelupusan bateri terpakai mestilah mematuhi peraturan alam sekitar tempatan.

## OSTRZEŻENIE

Istnieje niebezpieczeństwo wybuchu w przypadku zastosowania niewłaściwego typu baterii. Zużyte baterie należy w miarę możliwości utylizować zgodnie z odpowiednimi przepisami ochrony środowiska.



### 🖺 PRECAUȚIE

Risc de explozie, dacă bateria este înlocuită cu un tip de baterie necorespunzător. Bateriile trebuie reciclate, dacă este posibil. Depozitarea bateriilor uzate trebuie să respecte reglementările locale privind protectia mediului.



### ВНИМАНИЕ

При использовании батареи несоответствующего типа существует риск ее взрыва. Батареи должны быть утилизированы по возможности. Утилизация батарей должна проводится по правилам, соответствующим местным требованиям.

### UPOZORNENIE

Ak batériu vymeníte za nesprávny typ, hrozí nebezpečenstvo jej výbuchu. Batérie by sa mali podľa možnosti vždy recyklovať. Likvidácia použitých batérií sa musí vykonávať v súlade s miestnymi predpismi na ochranu životného prostredia.

## 🔔 pozor

Zamenjava baterije z baterijo drugačnega tipa lahko povzroči eksplozijo. Če je mogoče, baterije reciklirajte. Rabljene baterije zavrzite v skladu z lokalnimi okoljevarstvenimi predpisi.



### 🔼 ดำเตือน

ระวังการระเบิดที่เกิดจากเปลี่ยนแบตเตอรี่ผิดประเภท หากเป็นไปได้ ควรนำแบตเตอรี่ไปรีไซเคิล การ ทิ้งแบตเตอรี่ใช้แล้วต้องเป็นไปตามกฎข้อบังคับด้านสิ่งแวดล้อมของท้องถิ่น.

## 🖺 UYARI

Yanlış türde pil takıldığında patlama riski vardır. Piller mümkün olduğunda geri dönüştürülmelidir. Kullanılmış piller, yerel çevre yasalarına uygun olarak atılmalıdır.



### ΟΟΤΟΡΟΓΑ

Використовуйте батареї правильного типу, інакше існуватиме ризик вибуху. Якщо можливо, використані батареї слід утилізувати. Утилізація використаних батарей має бути виконана згідно місцевих норм, що регулюють охорону довкілля.

## \rm UPOZORNĚNÍ

V případě výměny baterie za nesprávný druh může dojít k výbuchu. Je-li to možné, baterie by měly být recyklovány. Baterie je třeba zlikvidovat v souladu s místními předpisy o životním prostředí.

#### 

Kui patarei asendatakse uue ebasobivat tüüpi patareiga, võib tekkida plahvatusoht. Tühjad patareid tuleb võimaluse korral viia vastavasse kogumispunkti. Tühjade patareide äraviskamisel tuleb järgida kohalikke keskkonnakaitse alaseid reegleid.



### 🖺 FIGYELMEZTETÉS

Ha az elemet nem a megfelelő típusúra cseréli, felrobbanhat. Az elemeket lehetőség szerint újra kell hasznosítani. A használt elemeket a helyi környezetvédelmi előírásoknak megfelelően kell kiseleitezni.



## 🛝 uzmanību

Pastāv eksplozijas risks, ja baterijas tiek nomainītas ar nepareiza veida baterijām. Ja iespējams, baterijas vajadzētu nodot attiecīgos pieņemšanas punktos. Bateriju izmešanai atkritumos jānotiek saskanā ar vietējiem vides aizsardzības noteikumiem.

## 🛝 DĖMESIO

Naudojant netinkamo tipo baterijas irenginvs gali sprogti. Kai tik imanoma, baterijas reikia naudoti pakartotinai. Panaudotas baterijas išmesti būtina pagal vietinius aplinkos apsaugos nuostatus.



### 🔼 ATTENZJONI

Riskju ta' splužjoni jekk il-batterija tinbidel b'tip ta' batterija mhux korrett. Il-batteriji għandhom jiġu riċiklati fejn hu possibbli. Ir-rimi ta' batteriji użati għandu jsir skond ir-regolamenti ambjentali lokali.



## 🗥 OSTRZEŻENIE

Ryzyko wybuchu w przypadku wymiany na baterie niewłaściwego typu. W miarę możliwości baterie należy poddać recyklingowi. Zużytych baterii należy pozbywać się zgodnie z lokalnie obowiązującymi przepisami w zakresie ochrony środowiska.