



PCF85133

Universal LCD driver for low multiplex rates

Rev. 1 — 17 February 2009

Product data sheet

1. General description

The PCF85133 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 80 segments and can easily be cascaded for larger LCD applications. The PCF85133 is compatible with most microprocessors or microcontrollers and communicates via a two-line bidirectional I²C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

2. Features

- Single-chip LCD controller and driver
- Selectable backplane drive configuration: static or 2, 3 or 4 backplane multiplexing
- Selectable display bias configuration: static, $\frac{1}{2}$ or $\frac{1}{3}$
- Selectable frame frequency: 82 Hz or 110 Hz
- Internal LCD bias generation with voltage-follower buffers
- 80 segment drives:
 - ◆ Up to 40 7-segment numeric characters
 - ◆ Up to 21 14-segment alphanumeric characters
 - ◆ Any graphics of up to 320 elements
- 80 × 4 bit RAM for display data storage
- Auto-incremental display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- Independent supplies possible for LCD and logic voltages
- Wide power supply range: from 1.8 V to 5.5 V
- Wide LCD supply range for low-threshold LCDs, for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs: from 2.5 V to 6.5 V
- Low power consumption
- 400 kHz I²C-bus interface
- May be cascaded for large LCD applications (up to 5120 elements possible)
- May be cascaded with PCF8532 to gain more flexibility in the number of addressable segments
- No external components
- Compatible with Chip-On-Glass (COG) technology
- Manufactured using silicon gate CMOS process

3. Ordering information

Table 1. Ordering information

Type number	Package		Delivery form ^[1]	Version
	Name	Description		
PCF85133U/2DA/1	PCF85133	bare die; 110 bumps; 4.16 × 1.07 × 0.38 mm	chip with bumps in tray	PCF85133

[1] Bump hardness see [Table 20](#).

4. Marking

Table 2. Marking codes

Type number	Marking code
PCF85133U/2DA/1	PC85133-1

5. Block diagram





Fig 1. Block diagram of PCF85133

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description overview

Symbol	Pin	Description
SDAACK	1 to 3	I ² C-bus acknowledge output
SDA	4 to 6	I ² C-bus serial data input
SCL	7 to 9	I ² C-bus serial clock input
CLK	10	clock input/output
V _{DD}	11 to 13	supply voltage
SYNC	14	cascade synchronization input/output
OSC	15	oscillator select
FF	16	frame frequency select
A0, A1 and A2	17 to 19	subaddress input
SA0	20	I ² C-bus slave address input
V _{SS}	21 to 23	ground supply voltage
V _{LCD}	24 to 26	LCD supply voltage
BP2, BP0, BP3 and BP1	27, 28, 109 and 110	LCD backplane output
S0 to S79	29 to 108	LCD segment output
D1 to D9	-	dummy pads

7. Functional description

The PCF85133 is a versatile peripheral device designed to interface between any microprocessor or microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 80 segments.

The display configurations possible with the PCF85133 depend on the required number of active backplane outputs. A selection of display configurations is shown in [Table 4](#).

All of the display configurations can be implemented in a typical system as shown in [Figure 3](#).

Table 4. Possible display configurations

Number of Backplanes	Elements	7-segment numeric		14-segment numeric		Dot matrix
		Digits	Indicator symbols	Characters	Indicator symbols	
4	320	40	40	20	40	320 (4 × 80)
3	240	30	30	16	16	240 (3 × 80)
2	160	20	20	10	20	160 (2 × 80)
1	80	10	10	5	10	80 (1 × 80)




Fig 3. Typical system configuration

The host microprocessor or microcontroller maintains the 2-line I²C-bus communication channel with the PCF85133.

The internal oscillator is selected by connecting pin OSC to V_{SS}. The only other connections required to complete the system are the power supplies (V_{DD}, V_{SS} and V_{LCD}) and the LCD panel selected for the application.

7.1 Power-on reset

At power-on the PCF85133 resets to the following starting conditions:

- All backplane and segment outputs are set to V_{LCD}
- The selected drive mode is 1:4 multiplex with $\frac{1}{3}$ bias
- Blinking is switched off
- Input and output bank selectors are reset
- The I²C-bus interface is initialized
- The data pointer and the subaddress counter are cleared (set to logic 0)
- The display is disabled

Remark: Do not transfer data on the I²C-bus for at least 1 ms after a power-on to allow the reset action to complete.

7.2 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors between V_{LCD} and V_{SS} . The center resistor can be bypassed to provide a $\frac{1}{2}$ bias voltage level for the 1:2 multiplex configuration.

7.3 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by mode-set commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of V_{LCD} and the resulting discrimination ratios (D), are given in [Table 5](#).

Table 5. Discrimination ratios

LCD drive mode	Number of:		LCD bias configuration	$\frac{V_{off(RMS)}}{V_{LCD}}$	$\frac{V_{on(RMS)}}{V_{LCD}}$	$D = \frac{V_{on(RMS)}}{V_{off(RMS)}}$
	Backplanes	Levels				
static	1	2	static	0	1	∞
1:2 multiplex	2	3	$\frac{1}{2}$	0.354	0.791	2.236
1:2 multiplex	2	4	$\frac{1}{3}$	0.333	0.745	2.236
1:3 multiplex	3	4	$\frac{1}{3}$	0.333	0.638	1.915
1:4 multiplex	4	4	$\frac{1}{3}$	0.333	0.577	1.732

A practical value for V_{LCD} is determined by equating $V_{off(RMS)}$ with a defined LCD threshold voltage (V_{th}), typically when the LCD exhibits approximately 10 % contrast. In the static drive mode a suitable choice is $V_{LCD} > 3V_{th}$.

Multiplex drive modes of 1:3 and 1:4 with $\frac{1}{2}$ bias are possible but the discrimination and hence the contrast ratios are smaller.

Bias is calculated by $\frac{1}{1+a}$, where the values for a are

a = 1 for $\frac{1}{2}$ bias

a = 2 for $\frac{1}{3}$ bias

The RMS on-state voltage ($V_{on(RMS)}$) for the LCD is calculated with the equation

$$V_{on(RMS)} = V_{LCD} \sqrt{\frac{1}{n} + \left[(n-1) \times \left(\frac{1}{1+a} \right) \right]^2} \quad (1)$$

where V_{LCD} is the resultant voltage at the LCD segment and where the values for n are

- $n = 1$ for static mode
- $n = 2$ for 1:2 multiplex
- $n = 3$ for 1:3 multiplex
- $n = 4$ for 1:4 multiplex

The RMS off-state voltage ($V_{off(RMS)}$) for the LCD is calculated with the equation:

$$V_{off(RMS)} = V_{LCD} \sqrt{\frac{a^2 - (2a+n)}{n \times (1+a)^2}} \quad (2)$$

Discrimination is the ratio of $V_{on(RMS)}$ to $V_{off(RMS)}$ and is determined from the equation:

$$\frac{V_{on(RMS)}}{V_{off(RMS)}} = \sqrt{\frac{(a+1)^2 + (n-1)}{(a-1)^2 + (n-1)}} \quad (3)$$

Using [Equation 3](#), the discrimination for an LCD drive mode of

- 1:3 multiplex with $\frac{1}{2}$ bias is $\sqrt{3} = 1.732$
- 1:4 multiplex with $\frac{1}{2}$ bias is $\frac{\sqrt{21}}{3} = 1.528$

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage V_{LCD} as follows:

- 1:3 multiplex ($\frac{1}{2}$ bias): $V_{LCD} = \sqrt{6} \times V_{off(RMS)} = 2.449V_{off(RMS)}$
- 1:4 multiplex ($\frac{1}{2}$ bias): $V_{LCD} = \left[\frac{(4 \times \sqrt{3})}{3} \right] = 2.309V_{off(RMS)}$

These compare with $V_{LCD} = 3V_{off(RMS)}$ when $\frac{1}{3}$ bias is used.

It should be noted that V_{LCD} is sometimes referred as the LCD operating voltage.

7.4 LCD drive mode waveforms

7.4.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in [Figure 4](#).




Fig 4. Static drive mode waveforms

7.4.2 1:2 multiplex drive mode

When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF85133 allows the use of 1/2 bias or 1/3 bias in this mode as shown in Figure 5 and Figure 6.




Fig 5. Waveforms for the 1:2 multiplex drive mode with 1/2 bias




Fig 6. Waveforms for the 1:2 multiplex drive mode with 1/3 bias

7.4.3 1:3 multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies as shown in Figure 7.





Fig 7. Waveforms for the 1:3 multiplex drive mode with 1/3 bias

7.4.4 1:4 multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies as shown in Figure 8.



7.5 Oscillator

The internal logic and the LCD drive signals of the PCF85133 are timed by a frequency f_{clk} which either is derived from the built-in oscillator frequency f_{osc} :

$$f_{clk} = \frac{f_{osc}}{64} \quad (4)$$

or equals an external clock frequency $f_{clk(ext)}$:

$$f_{clk} = f_{clk(ext)} \quad (5)$$

7.5.1 Internal clock

The internal oscillator is enabled by connecting pin OSC to V_{SS} . In this case the output from pin CLK provides the clock signal for cascaded PCF85133s in the system. After power-up, pin SDA must be HIGH to guarantee that the clock starts.

7.5.2 External clock

Connecting pin OSC to V_{DD} enables an external clock source. Pin CLK then becomes the external clock input.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

7.6 Timing

The clock frequency f_{clk} determines the LCD frame frequency f_{fr} and is calculated as follows:

$$f_{fr} = \frac{f_{clk}}{24} \quad (6)$$

The internal clock frequency f_{clk} can be selected using pin FF. As a result 2 frame frequencies are available: 82 Hz or 110 Hz (typical), see [Table 6](#).

Table 6. LCD frame frequencies

Pin FF tied to	Typical clock frequency (Hz)	LCD frame frequency (Hz)
V_{DD}	1970	82
V_{SS}	2640	110

The timing of the PCF85133 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal (\overline{SYNC}) maintains the correct timing relationship between all the PCF85133s in the system.

7.7 Display register

The display register holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display register, the LCD segment outputs and one column of the display RAM.

7.8 Segment outputs

The LCD drive section includes 80 segment outputs (S0 to S79) which must be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display register. When less than 80 segment outputs are required the unused segment outputs must be left open-circuit.

7.9 Backplane outputs

The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane output signals are generated in accordance with the selected LCD drive mode.

- In the 1:4 multiplex drive mode BP0 to BP3 must be connected directly to the LCD.

If less than four backplane outputs are required the unused outputs can be left open-circuit.

- In 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities.
- In 1:2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities.
- In static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

7.10 Display RAM


The display RAM is a static 80×4 bit RAM which stores LCD data. A logic 1 in the RAM bit map indicates the on-state of the corresponding LCD element; similarly, a logic 0 indicates the off state. There is a one-to-one correspondence between the RAM addresses and the segment outputs and between the individual bits of a RAM word and the backplane outputs. The display RAM bit map [Figure 9](#) shows rows 0 to 3 which correspond with the backplane outputs BP0 to BP3, and columns 0 to 79 which correspond with the segment outputs S0 to S79. In multiplexed LCD applications the segment data of the first, second, third and fourth row of the display RAM are time-multiplexed with BP0, BP1, BP2 and BP3 respectively.

When display data is transmitted to the PCF85133 the received display bytes are stored in the display RAM in accordance with the selected LCD drive mode. The data is stored as it arrives and does not wait for the acknowledge cycle as with the commands. Depending on the current multiplex drive mode, data is stored singularly, in pairs, triplets or quadruplets. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in [Figure 10](#); the RAM filling organization depicted applies equally to other LCD types.

The following applies to [Figure 10](#):

- In static drive mode the eight transmitted data bits are placed into row 0 of eight successive 4-bit RAM words.
- In 1:2 multiplex mode the eight transmitted data bits are placed in pairs into row 0 and 1 of four successive 4-bit RAM words.

- In 1:3 multiplex mode the eight bits are placed in triples into row 0, 1 and 2 of three successive 4-bit RAM words, with bit 3 of the third address left unchanged. It is not recommended to use this bit in a display because of the difficult addressing. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overwriting adjacent data because always full bytes are transmitted.
- In the 1:4 multiplex mode the eight transmitted data bits are placed in quadruples into row 0, 1, 2 and 3 of two successive 4-bit RAM words.



7.11 Data pointer

The addressing mechanism for the display RAM is realized using a data pointer.

This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the load-data-pointer command.

Following this command, an arriving data byte is stored at the display RAM address indicated by the data pointer. The filling order is shown in [Figure 10](#).

After each byte is stored, the content of the data pointer is automatically incremented by a value dependent on the selected LCD drive mode:

- In static drive mode by eight
- In 1:2 multiplex drive mode by four
- In 1:3 multiplex drive mode by three
- In 1:4 multiplex drive mode by two

If an I²C-bus data access is terminated early then the state of the data pointer is unknown. The data pointer must be re-written prior to further RAM accesses.

drive mode	LCD segments	LCD backplanes	display RAM filling order	transmitted display byte																																																									
static			<p>display RAM addresses (columns)/segment outputs (S)</p> <p>byte1</p> <table border="1"> <tr> <td></td> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> <td>n+4</td> <td>n+5</td> <td>n+6</td> <td>n+7</td> </tr> <tr> <td>display RAM bits (rows)/backplane outputs (BP)</td> <td>0</td> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> <tr> <td></td> <td>1</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td></td> <td>2</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td></td> <td>3</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table>		n	n+1	n+2	n+3	n+4	n+5	n+6	n+7	display RAM bits (rows)/backplane outputs (BP)	0	c	b	a	f	g	e	d	DP		1	x	x	x	x	x	x	x	x		2	x	x	x	x	x	x	x	x		3	x	x	x	x	x	x	x	x	<p>MSB</p> <p>LSB</p> <table border="1"> <tr> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> </table>	c	b	a	f	g	e	d	DP
	n	n+1	n+2	n+3	n+4	n+5	n+6	n+7																																																					
display RAM bits (rows)/backplane outputs (BP)	0	c	b	a	f	g	e	d	DP																																																				
	1	x	x	x	x	x	x	x	x																																																				
	2	x	x	x	x	x	x	x	x																																																				
	3	x	x	x	x	x	x	x	x																																																				
c	b	a	f	g	e	d	DP																																																						
1:2 multiplex			<p>display RAM addresses (columns)/segment outputs (S)</p> <p>byte1</p> <table border="1"> <tr> <td></td> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> </tr> <tr> <td>display RAM bits (rows)/backplane outputs (BP)</td> <td>0</td> <td>a</td> <td>f</td> <td>e</td> <td>d</td> </tr> <tr> <td></td> <td>1</td> <td>b</td> <td>g</td> <td>c</td> <td>DP</td> </tr> <tr> <td></td> <td>2</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td></td> <td>3</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table> <p>byte2</p>		n	n+1	n+2	n+3	display RAM bits (rows)/backplane outputs (BP)	0	a	f	e	d		1	b	g	c	DP		2	x	x	x	x		3	x	x	x	x	<p>MSB</p> <p>LSB</p> <table border="1"> <tr> <td>a</td> <td>b</td> <td>f</td> <td>g</td> <td>e</td> <td>c</td> <td>d</td> <td>DP</td> </tr> </table>	a	b	f	g	e	c	d	DP																				
	n	n+1	n+2	n+3																																																									
display RAM bits (rows)/backplane outputs (BP)	0	a	f	e	d																																																								
	1	b	g	c	DP																																																								
	2	x	x	x	x																																																								
	3	x	x	x	x																																																								
a	b	f	g	e	c	d	DP																																																						
1:3 multiplex			<p>display RAM addresses (columns)/segment outputs (S)</p> <p>byte1</p> <table border="1"> <tr> <td></td> <td>n</td> <td>n+1</td> <td>n+2</td> </tr> <tr> <td>display RAM bits (rows)/backplane outputs (BP)</td> <td>0</td> <td>b</td> <td>a</td> <td>f</td> </tr> <tr> <td></td> <td>1</td> <td>DP</td> <td>d</td> <td>e</td> </tr> <tr> <td></td> <td>2</td> <td>c</td> <td>g</td> <td>x</td> </tr> <tr> <td></td> <td>3</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table> <p>byte2</p> <p>byte3</p>		n	n+1	n+2	display RAM bits (rows)/backplane outputs (BP)	0	b	a	f		1	DP	d	e		2	c	g	x		3	x	x	x	<p>MSB</p> <p>LSB</p> <table border="1"> <tr> <td>b</td> <td>DP</td> <td>c</td> <td>a</td> <td>d</td> <td>g</td> <td>f</td> <td>e</td> </tr> </table>	b	DP	c	a	d	g	f	e																									
	n	n+1	n+2																																																										
display RAM bits (rows)/backplane outputs (BP)	0	b	a	f																																																									
	1	DP	d	e																																																									
	2	c	g	x																																																									
	3	x	x	x																																																									
b	DP	c	a	d	g	f	e																																																						
1:4 multiplex			<p>display RAM addresses (columns)/segment outputs (S)</p> <p>byte1</p> <table border="1"> <tr> <td></td> <td>n</td> <td>n+1</td> </tr> <tr> <td>display RAM bits (rows)/backplane outputs (BP)</td> <td>0</td> <td>a</td> <td>f</td> </tr> <tr> <td></td> <td>1</td> <td>c</td> <td>e</td> </tr> <tr> <td></td> <td>2</td> <td>b</td> <td>g</td> </tr> <tr> <td></td> <td>3</td> <td>DP</td> <td>d</td> </tr> </table> <p>byte2</p> <p>byte3</p> <p>byte4</p> <p>byte5</p>		n	n+1	display RAM bits (rows)/backplane outputs (BP)	0	a	f		1	c	e		2	b	g		3	DP	d	<p>MSB</p> <p>LSB</p> <table border="1"> <tr> <td>a</td> <td>c</td> <td>b</td> <td>DP</td> <td>f</td> <td>e</td> <td>g</td> <td>d</td> </tr> </table>	a	c	b	DP	f	e	g	d																														
	n	n+1																																																											
display RAM bits (rows)/backplane outputs (BP)	0	a	f																																																										
	1	c	e																																																										
	2	b	g																																																										
	3	DP	d																																																										
a	c	b	DP	f	e	g	d																																																						

001aaaj646

x = data bit unchanged

Fig 10. Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I²C-bus

7.12 Subaddress counter

The storage of display data is conditioned by the content of the subaddress counter. Storage is allowed only when the content of the subaddress counter match with the hardware subaddress applied to A0, A1 and A2. The subaddress counter value is defined by the device-select command (see [Table 12](#)). If the content of the subaddress counter and the hardware subaddress do not match then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF85133 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 27th display data byte transmitted in 1:3 multiplex mode).

The hardware subaddress must not be changed whilst the device is being accessed on the I²C-bus interface.

7.13 Output bank selector

The output bank selector selects one of the four rows per display RAM address for transfer to the display register. The actual row selected depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence.

- In 1:4 multiplex mode, all RAM addresses of row 0 are selected, these are followed by the contents of row 1, row 2 and then row 3
- In 1:3 multiplex mode, rows 0, 1 and 2 are selected sequentially
- In 1:2 multiplex mode, rows 0 and 1 are selected
- In static mode, row 0 is selected

The PCF85133 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the bank-select command may request the contents of row 2 to be selected for display instead of the contents of row 0. In the 1:2 mode, the contents of rows 2 and 3 may be selected instead of rows 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

7.14 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in row 2 in static drive mode or in rows 2 and 3 in 1:2 multiplex drive mode by using the bank-select command. The input bank selector functions independently to the output bank selector.

7.15 Blinker

The display blinking capabilities of the PCF85133 are very versatile. The whole display can blink at frequencies selected by the blink-select command (see [Table 14](#)). The blink frequencies are fractions of the clock frequency. The ratios between the clock and blink frequencies depend on the blink mode in which the device is operating (see [Table 7](#)).

Table 7. Blink frequencies

Blink mode	Operating mode ratio	Blink frequency with respect to f_{clk} (typical)		Unit
		$f_{clk} = 1.970 \text{ kHz}$	$f_{clk} = 2.640 \text{ kHz}$	
off	-	blinking off	blinking off	Hz
1	$\frac{f_{clk}}{768}$	2.5	3.5	Hz
2	$\frac{f_{clk}}{1536}$	1.3	1.7	Hz
3	$\frac{f_{clk}}{3072}$	0.6	0.9	Hz

An additional feature is for an arbitrary selection of LCD segments to blink. This applies to the static and 1:2 multiplex drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blink frequency. This mode can also be specified by the blink-select command.

In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can blink by selectively changing the display RAM data at fixed time intervals.

If the entire display can blink at a frequency other than the typical blink frequency. This can be effectively performed by resetting and setting the display enable bit E at the required rate using the mode-set command (see [Table 10](#)).

7.16 Characteristics of the I²C-bus

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock Line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

By connecting pin SDAACK to pin SDA on the PCF85133, the SDA line becomes fully I²C-bus compatible. Having the acknowledge output separated from the serial data line is advantageous in Chip-On-Glass (COG) applications¹. In COG applications where the track resistance from the SDAACK pin to the system SDA line can be significant, possibly a voltage divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that during the acknowledge cycle the PCF85133 will not be able to create a valid logic 0 level. By splitting the SDA input from the output the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDAACK pin to the system SDA line to guarantee a valid LOW level.

The following definition assumes SDA and SDAACK are connected and refers to the pair as SDA.

1. For further information, please consider the NXP application note: AN10170, *Design guidelines for COG modules with NXP monochrome LCD drivers*.

7.16.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see [Figure 11](#)).




Fig 11. Bit transfer

7.16.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW change of the data line, while the clock is HIGH is defined as the START condition (S).

A LOW-to-HIGH change of the data line while the clock is HIGH is defined as the STOP condition (P).

The START and STOP conditions are shown in [Figure 12](#).




Fig 12. Definition of START and STOP conditions

7.16.2 System configuration

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves. The system configuration is shown in [Figure 13](#).




Fig 13. System configuration

7.16.3 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse.

- A slave receiver which is addressed must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgement on the I²C-bus is shown in [Figure 14](#).




Fig 14. Acknowledgement on the I²C-bus

7.16.4 I²C-bus controller

The PCF85133 acts as an I²C-bus slave receiver. It does not initiate I²C-bus transfers or transmit data to an I²C-bus master receiver. The only data output from the PCF85133 are the acknowledge signals from the selected devices. Device selection depends on the I²C-bus slave address, on the transferred command data and on the hardware subaddress.

In a single device application, the hardware subaddress inputs A0, A1 and A2 are normally tied to V_{SS} which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are tied to V_{SS} or V_{DD} in accordance with a binary coding scheme such that no two devices with a common I²C-bus slave address have the same hardware subaddress.

7.16.5 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

7.16.6 I²C-bus protocol

Two I²C-bus slave addresses (0111 000 and 0111 001) are reserved for the PCF85133. The least significant bit of the slave address is bit R/\overline{W} . The PCF85133 is a write-only device and will not respond to a read access, so this bit should always be logic 0. The second bit of the slave address is defined by the level tied at input SA0. Two types of PCF85133 can be distinguished on the same I²C-bus which allows:

- Up to 16 PCF85133s on the same I²C-bus for very large LCD applications
- The use of two types of LCD multiplex on the same I²C-bus

The I²C-bus protocol is shown in [Figure 15](#). The sequence is initiated with a START condition (S) from the I²C-bus master which is followed by one of two possible PCF85133 slave addresses available. All PCF85133s with the corresponding SA0 level acknowledge in parallel to the slave address, but all PCF85133 with the alternative SA0 level ignore the whole I²C-bus transfer.

After acknowledgement, a control byte follows which defines if the next byte is RAM or command information. The control byte also defines if the next byte is a control byte or further RAM or command data.

In this way it is possible to configure the device and then fill the display RAM with little overhead.

The command bytes and control bytes are also acknowledged by all addressed PCF85133s connected to the bus.

The display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter; see [Section 7.11](#) and [Section 7.12](#).

The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF85133. After the last (display) byte, the I²C-bus master issues a STOP condition (P). Alternatively a START may be asserted to RESTART an I²C-bus access.




Fig 15. I²C-bus protocol




Fig 16. Control byte format

Table 8. Load-data-pointer command bit description

Bit	Symbol	Value	Description
7	CO		continue bit
		0	last control byte
		1	control bytes continue
6	RS		register selection
		0	command register
		1	data register
5 to 0	-		not relevant

7.17 Command decoder

The command decoder identifies command bytes that arrive on the I²C-bus. The commands available to the PCF85133 are defined in [Table 9](#).

Table 9. Definition of commands

Command	Operation code								Reference
mode-set	1	1	0	0	E	B	M1	M0	Table 10
load-data-pointer	0	P6	P5	P4	P3	P2	P1	P0	Table 11
device-select	1	1	1	0	0	A2	A1	A0	Table 12
bank-select	1	1	1	1	1	0	I	O	Table 13
blink-select	1	1	1	1	0	A	BF1	BF0	Table 14

Table 10. Mode-set command bit description

Bit	Symbol	Value	Description
7 to 4	-	1100	fixed value
3	E		display status^[1]
		0	disabled (blank)
		1	enabled
2	B		LCD bias configuration
		0	$\frac{1}{3}$ bias
		1	$\frac{1}{2}$ bias
1 to 0	M[1:0]		LCD drive mode selection
		01	static; 1 backplane
		10	1:2 multiplex; 2 backplanes
		11	1:3 multiplex; 3 backplanes
		00	1:4 multiplex; 4 backplanes

[1] The possibility to disable the display allows implementation of blinking under external control.

Table 11. Load-data-pointer command bit description

See [Section 7.11](#).

Bit	Symbol	Value	Description
7	-	0	fixed value
6 to 0	P[6:0]	0000000 to 0111011	immediate data 7-bit binary value of 0 to 79, transferred to the data pointer to define one of 80 display RAM addresses

Table 12. Device-select command bit description

See [Section 7.12](#).

Bit	Symbol	Value	Description
7 to 3	-	11100	fixed value
2 to 0	A[2:0]	000 to 111	immediate data 3-bit binary value of 0 to 7, transferred to the subaddress counter to define one of 8 hardware subaddresses

Table 13. Bank-select command bit description^[1]

See [Section 7.10](#), [Section 7.11](#), [Section 7.12](#), [Section 7.13](#) and [Section 7.14](#).

Bit	Symbol	Value	Description	
			Static	1:2 multiplex
7 to 2	-	111110	fixed value	
1	I		Input bank selection: storage of arriving display data	
		0	RAM bit 0	RAM bits 0 and 1
		1	RAM bit 2	RAM bits 2 and 3
0	O		Output bank selection: retrieval of LCD display data	
		0	RAM bit 0	RAM bits 0 and 1
		1	RAM bit 2	RAM bits 2 and 3

[1] The bank-select command has no effect in 1:3 or 1:4 multiplex drive modes.

Table 14. Blink-select command bit description

See [Section 7.15](#).

Bit	Symbol	Value	Description
7 to 3	-	11110	fixed value
2	A		blink mode selection^[1]
		0	normal blinking
		1	blinking by alternating display RAM banks
1 to 0	BF[1:0]		blink mode selection^[2]
		00	off
		01	1
		10	2
		11	3

[1] Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected.

[2] For the blink frequencies see [Table 7](#).

7.18 Display controller

The display controller executes the commands identified by the command decoder. It contains the device's status registers and co-ordinates their effects. The display controller is also responsible for loading display data into the display RAM as required by the filling order.

8. Internal circuitry




Fig 17. Device protection diagram

9. Limiting values

CAUTION



Static voltages across the liquid crystal display can build up when the LCD supply voltage (V_{LCD}) is on while the IC supply voltage (V_{DD}) is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts, V_{LCD} and V_{DD} must be applied or removed together.

Table 15. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
V_{DD}	supply voltage		-0.5	+6.5	V	
V_{LCD}	LCD supply voltage		-0.5	+9.0	V	
$V_{i(n)}$	voltage on any input	V_{DD} related inputs	-0.5	+6.5	V	
$V_{o(n)}$	voltage on any output	V_{LCD} related outputs	-0.5	+9.0	V	
I_I	input current		-10	+10	mA	
I_O	output current		-10	+10	mA	
I_{DD}	supply current		-50	+50	mA	
I_{SS}	ground supply current		-50	+50	mA	
$I_{DD(LCD)}$	LCD supply current		-50	+50	mA	
P_{tot}	total power dissipation		-	400	mW	
P_{out}	power dissipation per output		-	100	mW	
V_{esd}	electrostatic discharge voltage	Human Body Model	[1]	-	±4500	V
		Machine Model	[2]	-	±250	V
I_{lu}	latch-up current		[3]	-	200	mA
T_{stg}	storage temperature		[4]	-65	+150	°C

[1] Pass level; Human Body Model (HBM) according to JESD22-A114.

[2] Pass level; Machine Model (MM), according to JESD22-A115.

[3] Pass level; latch-up testing, according to JESD78.

[4] According to the NXP store and transport conditions (document *SNW-SQ-623*) the devices have to be stored at a temperature of +5 °C to +45 °C and a humidity of 25 % to 75 %.

10. Static characteristics

Table 16. Static characteristics
 $V_{DD} = 1.8\text{ V to }5.5\text{ V}; V_{SS} = 0\text{ V}; V_{LCD} = 2.5\text{ V to }6.5\text{ V}; T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C};$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
Supplies							
V_{DD}	supply voltage		1.8	-	5.5	V	
V_{LCD}	LCD supply voltage		2.5	-	6.5	V	
V_{POR}	power-on reset voltage		1.0	1.3	1.6	V	
$I_{DD(LCD)}$	LCD supply current	$f_{clk} = 1536\text{ Hz}$	[1]	16	60	μA	
I_{DD}	supply current	$f_{clk} = 1536\text{ Hz}$	[1]	2	20	μA	
Logic							
V_I	input voltage		$V_{SS} - 0.5$	-	$V_{DD} + 0.5$	V	
V_{IH}	HIGH-level input voltage	on pins CLK, $\overline{\text{SYNC}}$, OSC, A0 to A2, SA0, FF	$0.7V_{DD}$	-	V_{DD}	V	
V_{IL}	LOW-level input voltage	on pins CLK, $\overline{\text{SYNC}}$, OSC, A0 to A2, SA0, FF	V_{SS}	-	$0.3V_{DD}$	V	
V_{OH}	HIGH-level output voltage		$0.8V_{DD}$	-	-	V	
V_{OL}	LOW-level output voltage		-	-	$0.2V_{DD}$	V	
I_{OH}	HIGH-level output current	at pin CLK; $V_{OH} = 4.6\text{ V}; V_{DD} = 5\text{ V}$	1	-	-	mA	
I_{OL}	LOW-level output current	at pins CLK, $\overline{\text{SYNC}}$; $V_{OL} = 0.4\text{ V}; V_{DD} = 5\text{ V}$	-	-	-1	mA	
I_L	leakage current	at pins OSC, CLK, SCL, SDA, A0 to A2, SA0, FF; $V_I = V_{DD}$ or V_{SS}	-1	-	+1	μA	
C_I	input capacitance		[2]	-	7	pF	
I²C-bus							
Input on pins SDA and SCL							
V_I	input voltage		$V_{SS} - 0.5$	-	5.5	V	
V_{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	5.5	V	
V_{IL}	LOW-level input voltage		V_{SS}	-	$0.3V_{DD}$	V	
C_I	input capacitance		[2]	-	7	pF	
$I_{OL(SDA)}$	LOW-level output current on pin SDA	$V_{OL} = 0.4\text{ V}; V_{DD} = 5\text{ V}$	-	-	-3	mA	
LCD outputs							
ΔV_O	output voltage variation	on pins BP0 to BP3; $C_{bpl} = 35\text{ nF}$	-100	-	+100	mV	
		on pins S0 to S79; $C_{sgm} = 5\text{ nF}$	-100	-	+100	mV	
R_O	output resistance	$V_{LCD} = 5\text{ V}$					
		on pins BP0 to BP3	[3]	-	1.5	10	k Ω
		on pins S0 to S79	[3]	-	6.0	13.5	k Ω

[1] LCD outputs are open-circuit; inputs at V_{SS} or V_{DD} ; external clock with 50 % duty factor; I²C-bus inactive.

[2] Not tested, design specification only.

[3] Outputs measured individually and sequentially.

11. Dynamic characteristics

Table 17. Dynamic characteristics
 $V_{DD} = 1.8\text{ V to }5.5\text{ V}; V_{SS} = 0\text{ V}; V_{LCD} = 2.5\text{ V to }6.5\text{ V}; T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C};$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
Clock							
Internal: output pin CLK							
f_{clk}	clock frequency	FF = V_{DD}	[1][2]	1440	1970	2640	Hz
		FF = V_{SS}	[1][2]	1920	2640	3600	Hz
f_{fr}	frame frequency	FF = V_{DD}		60	82	110	Hz
		FF = V_{SS}		80	110	150	Hz
External: input pin CLK							
$f_{clk(ext)}$	external clock frequency		[2]	800	-	3600	Hz
$t_{clk(H)}$	HIGH-level clock time			130	-	-	μs
$t_{clk(L)}$	LOW-level clock time			130	-	-	μs
Synchronization: input pin SYNC							
$t_{PD(SYNC_N)}$	SYNC propagation delay			-	30	-	ns
t_{SYNC_NL}	SYNC LOW time			1	-	-	μs
Outputs: pins BP0 to BP3 and S0 to S79							
$t_{PD(drv)}$	driver propagation delay	$V_{LCD} = 5\text{ V}$		-	-	30	μs
I²C-bus: timing [3][4]							
Pin SCL							
f_{SCL}	SCL clock frequency			-	-	400	kHz
t_{HIGH}	HIGH period of the SCL clock			0.6	-	-	μs
t_{LOW}	LOW period of the SCL clock			1.3	-	-	μs
Pin SDA							
$t_{SU,DAT}$	data set-up time			100	-	-	ns
$t_{HD,DAT}$	data hold time			0	-	-	ns
Pins SCL and SDA							
t_{BUF}	bus free time between a STOP and START condition			1.3	-	-	μs
$t_{SU,STO}$	set-up time for STOP condition			0.6	-	-	μs
$t_{HD,STA}$	hold time (repeated) START condition			0.6	-	-	μs
$t_{SU,STA}$	set-up time for a repeated START condition			0.6	-	-	μs
t_r	rise time of both SDA and SCL signals			-	-	0.3	μs
t_f	fall time of both SDA and SCL signals			-	-	0.3	μs
C_b	capacitive load for each bus line			-	-	400	pF
$t_{w(spike)}$	spike pulse width	on bus		-	-	50	ns

[1] Typical output duty cycle of 50 %.

[2] The corresponding frame frequency is $f_{fr} = \frac{f_{clk}}{24}$.

[3] All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .

[4] For I²C-bus timings see [Figure 19](#).




Fig 18. Driver timing waveforms




Fig 19. I²C-bus timing waveforms

12. Application information

12.1 Cascaded operation

In large display configurations of up to sixteen PCF85133s can be recognized on the same I²C-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable I²C-bus slave address (SA0).

Table 18. Addressing cascaded PCF85133

Cluster	Bit SA0	Pin A2	Pin A1	Pin A0	Device
1	0	0	0	0	0
		0	0	1	1
		0	1	0	2
		0	1	1	3
		1	0	0	4
		1	0	1	5
		1	1	0	6
		1	1	1	7
2	1	0	0	0	8
		0	0	1	9
		0	1	0	10
		0	1	1	11
		1	0	0	12
		1	0	1	13
		1	1	0	14
		1	1	1	15


When cascaded PCF85133s are synchronized, they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF85133s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (see [Figure 20](#)).

For display sizes that are not multiple of 320 elements, a mixed cascaded system can be considered containing only devices like PCF85133 and PCF8532. Depending on the application, one must take care of the software commands compatibility and pin connection compatibility.

In a cascade only one master but multiple slaves are allowed. No external clock should be used; the slaves get the clock from the master.

The $\overline{\text{SYNC}}$ line is provided to maintain the correct synchronization between all cascaded PCF85133s. This synchronization is guaranteed after the power-on reset. The only time that $\overline{\text{SYNC}}$ is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments, or by the definition of a multiplex mode when PCF85133s with different SA0 levels are cascaded).


$\overline{\text{SYNC}}$ is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF85133 asserts the $\overline{\text{SYNC}}$ line at the onset of its last active backplane signal and monitors the $\overline{\text{SYNC}}$ line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF85133 to assert $\overline{\text{SYNC}}$. The timing relationships between the backplane waveforms and the $\overline{\text{SYNC}}$ signal for the various drive modes of the PCF85133 are shown in [Figure 21](#).



The contact resistance between the $\overline{\text{SYNC}}$ bumps of cascaded devices must be controlled. If the resistance is too high then the device will not be able to synchronize properly. This is particularly applicable to COG applications. [Table 19](#) shows the limiting values for contact resistance.

Table 19. $\overline{\text{SYNC}}$ contact resistance

Number of devices	Maximum contact resistance
2	6000 Ω
3 to 5	2200 Ω
6 to 10	1200 Ω
11 to 16	700 Ω



13. Bare die description

13.1 General description

Table 20. Gold bump hardness

Type number	Min	Max	Unit ^[1]
PCF85133U/2DA/1	60	120	HV

[1] Pressure of diamond head: 10 g to 50 g.

13.2 Alignment marks




Table 21. Alignment mark locations

Symbol	X (μm)	Y (μm)
S1	-1916.1	45
C1	1855.8	45

13.3 Bump locations

Table 22. Bump locations

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 23.

Symbol	Bump	X (μm)	Y (μm)	Description
SDAACK	1	-1022.67	-436.5	^[1] I ² C-bus acknowledge output
SDAACK	2	-968.67	-436.5	
SDAACK	3	-914.67	-436.5	
SDA	4	-712.17	-436.5	^[1] I ² C-bus serial data input
SDA	5	-658.17	-436.5	
SDA	6	-604.17	-436.5	
SCL	7	-433.17	-436.5	I ² C-bus serial clock input
SCL	8	-379.17	-436.5	
SCL	9	-325.17	-436.5	
CLK	10	-173.52	-436.5	clock input/output

Table 22. Bump locations

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see [Figure 23](#).

Symbol	Bump	X (μm)	Y (μm)	Description
V _{DD}	11	-61.47	-436.5	supply voltage
V _{DD}	12	-7.47	-436.5	
V _{DD}	13	46.53	-436.5	
SYN \bar{C}	14	149.58	-436.5	cascade synchronization input/output
OSC	15	262.08	-436.5	oscillator select
FF	16	345.78	-436.5	frame frequency select
A0	17	429.48	-436.5	subaddress input
A1	18	513.18	-436.5	
A2	19	596.88	-436.5	
SA0	20	680.58	-436.5	I ² C-bus slave address input; bit 0
V _{SS}	21	765.63	-436.5	ground supply voltage
V _{SS}	22	819.63	-436.5	
V _{SS}	23	873.63	-436.5	
V _{LCD}	24	979.83	-436.5	LCD supply voltage
V _{LCD}	25	1033.83	-436.5	
V _{LCD}	26	1087.83	-436.5	
BP2	27	1176.03	-436.5	LCD backplane output
BP0	28	1230.03	-436.5	
S0	29	1284.03	-436.5	LCD segment output
S1	30	1338.03	-436.5	
S2	31	1392.03	-436.5	
S3	32	1446.03	-436.5	
S4	33	1500.03	-436.5	
S5	34	1554.03	-436.5	
S6	35	1608.03	-436.5	
S7	36	1662.03	-436.5	
S8	37	1716.03	-436.5	
S9	38	1770.03	-436.5	
S10	39	1824.03	-436.5	
S11	40	1878.03	-436.5	
S12	41	1423.53	436.5	
S13	42	1369.53	436.5	
S14	43	1315.53	436.5	
S15	44	1261.53	436.5	
S16	45	1207.53	436.5	
S17	46	1153.53	436.5	
S18	47	1099.53	436.5	
S19	48	1045.53	436.5	
S20	49	991.53	436.5	

Table 22. Bump locations

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see [Figure 23](#).

Symbol	Bump	X (μm)	Y (μm)	Description
S21	50	937.53	436.5	LCD segment output
S22	51	883.53	436.5	
S23	52	829.53	436.5	
S24	53	714.06	436.5	
S25	54	660.06	436.5	
S26	55	606.06	436.5	
S27	56	552.06	436.5	
S28	57	498.06	436.5	
S29	58	444.06	436.5	
S30	59	390.06	436.5	
S31	60	336.06	436.5	
S32	61	282.06	436.5	
S33	62	228.06	436.5	
S34	63	112.59	436.5	
S35	64	58.59	436.5	
S36	65	4.59	436.5	
S37	66	-49.41	436.5	
S38	67	-103.41	436.5	
S39	68	-157.41	436.5	
S40	69	-211.41	436.5	
S41	70	-265.41	436.5	
S42	71	-319.41	436.5	
S43	72	-373.41	436.5	
S44	73	-427.41	436.5	
S45	74	-481.41	436.5	
S46	75	-596.88	436.5	
S47	76	-650.88	436.5	
S48	77	-704.88	436.5	
S49	78	-758.88	436.5	
S50	79	-812.88	436.5	
S51	80	-866.88	436.5	
S52	81	-920.88	436.5	
S53	82	-974.88	436.5	
S54	83	-1028.88	436.5	
S55	84	-1082.88	436.5	
S56	85	-1136.88	436.5	
S57	86	-1252.35	436.5	
S58	87	-1306.35	436.5	
S59	88	-1360.35	436.5	

Table 22. Bump locations

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see [Figure 23](#).

Symbol	Bump	X (μm)	Y (μm)	Description
S60	89	-1414.35	436.5	LCD segment output
S61	90	-1468.35	436.5	
S62	91	-1522.35	436.5	
S63	92	-1576.35	436.5	
S64	93	-1630.35	436.5	
S65	94	-1684.35	436.5	
S66	95	-1738.35	436.5	
S67	96	-1792.35	436.5	
S68	97	-1876.05	-436.5	
S69	98	-1822.05	-436.5	
S70	99	-1768.05	-436.5	
S71	100	-1714.05	-436.5	
S72	101	-1660.05	-436.5	
S73	102	-1606.05	-436.5	
S74	103	-1552.05	-436.5	
S75	104	-1498.05	-436.5	
S76	105	-1444.05	-436.5	
S77	106	-1390.05	-436.5	
S78	107	-1336.05	-436.5	
S79	108	-1282.05	-436.5	
BP3	109	-1228.05	-436.5	LCD backplane output
BP1	110	-1174.05	-436.5	
D1	-	1932.03	-436.5	[2] dummy pad
D2	-	1909.53	436.5	
D3	-	1801.53	436.5	
D4	-	1693.53	436.5	
D5	-	1585.53	436.5	
D6	-	1477.53	436.5	
D7	-	-1846.35	436.5	
D8	-	-1953	436.5	
D9	-	-1930.05	-436.5	

[1] For most applications SDA and SDAACK are shorted together; see [Section 7.16](#).

[2] The dummy pads are connected to V_{SS} but are not tested.

14. Bare die outline

Bare die; 110 bumps; 4.16 x 1.07 x 0.38 mm

PCF85133




Fig 23. Bare die outline of PCF85133

15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

16. Packing information




Fig 24. Tray details for PCF85133




Fig 25. Tray alignment for PCF85133 tray

Table 23. Tray dimensions of PCF85133 tray
See [Figure 24](#).

Symbol	Description	Value
A	pocket pitch in x direction	6.3 mm
B	pocket pitch in y direction	3 mm
C	pocket width in x direction	4.26 mm
D	pocket width in y direction	1.17 mm
E	tray width in x direction	50.8 mm
F	tray width in y direction	50.8 mm
N	number of pockets, x direction	7
M	number of pockets, y direction	15

The orientation of the IC in a pocket is indicated by the position of the IC type name on the die surface with respect to the chamfer on the upper left corner of the tray (see [Figure 25](#)). Refer to the bump location diagram ([Figure 23](#)) for the orientation and position of the type name on the die surface.

17. Abbreviations

Table 24. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
COG	Chip-On-Glass
DC	Direct Current
HBM	Human Body Model
I ² C	Inter-Integrated Circuit
IC	Integrated Circuit
ITO	Indium Tin Oxide
LCD	Liquid Crystal Display
MM	Machine Model
RAM	Random Access Memory
RC	Resistance and Capacitance
RMS	Root Mean Square

18. Revision history

Table 25. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCF85133_1	20090217	Product data sheet	-	-

19. Legal information

19.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

19.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

20. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

21. Contents

1	General description	1	13	Bare die description	32
2	Features	1	13.1	General description	32
3	Ordering information	2	13.2	Alignment marks	32
4	Marking	2	13.3	Bump locations	32
5	Block diagram	2	14	Bare die outline	36
6	Pinning information	3	15	Handling information	37
6.1	Pinning	3	16	Packing information	37
6.2	Pin description	3	17	Abbreviations	39
7	Functional description	4	18	Revision history	39
7.1	Power-on reset	5	19	Legal information	40
7.2	LCD bias generator	5	19.1	Data sheet status	40
7.3	LCD voltage selector	5	19.2	Definitions	40
7.4	LCD drive mode waveforms	7	19.3	Disclaimers	40
7.4.1	Static drive mode	7	19.4	Trademarks	40
7.4.2	1:2 multiplex drive mode	8	20	Contact information	40
7.4.3	1:3 multiplex drive mode	10	21	Contents	41
7.4.4	1:4 multiplex drive mode	11			
7.5	Oscillator	12			
7.5.1	Internal clock	12			
7.5.2	External clock	12			
7.6	Timing	12			
7.7	Display register	12			
7.8	Segment outputs	13			
7.9	Backplane outputs	13			
7.10	Display RAM	13			
7.11	Data pointer	14			
7.12	Subaddress counter	16			
7.13	Output bank selector	16			
7.14	Input bank selector	16			
7.15	Blinker	16			
7.16	Characteristics of the I ² C-bus	17			
7.16.1	Bit transfer	18			
7.16.1.1	START and STOP conditions	18			
7.16.2	System configuration	18			
7.16.3	Acknowledge	19			
7.16.4	I ² C-bus controller	19			
7.16.5	Input filters	20			
7.16.6	I ² C-bus protocol	20			
7.17	Command decoder	22			
7.18	Display controller	23			
8	Internal circuitry	24			
9	Limiting values	25			
10	Static characteristics	26			
11	Dynamic characteristics	27			
12	Application information	29			
12.1	Cascaded operation	29			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

