


2-CH ELECTRONIC VOLUME CONTROLLER CONTROLLED BY SERIAL INTERFACE WITH LOUDNESS CONTROL

DESCRIPTION

The SC9260 and SC9260S are an optimum CMOS with I²C interface on Chip, which has been designed for electrification of volume control of audio equipment, etc.

FEATURES

- * Attenuation can be controlled from 0dB to -78dB by 2dB/step.
- * This ICs feature a built-180in loudness circuit.(20dB tap)
- * The volume, balance and loudness circuits can be controlled by I²C series data.
- * CS (Chip Select) input allows control of up to 2 of this chip on the same bus.
- * Use Polysilicon resistors enable low-distortion, high-performance volume system.
- * Package is DIP-16 and SOP-16




APPLICATIONS

- * Digital volume control Radio
- * CD, VCD and DVD system volume control
- * DTS system volume control
- * Audio system volume control

ORDERING INFORMATION

Device	Package
SC9260	DIP-16-300-2.54
SC9260S	SOP-16-300-1.27

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS (T_{amb}=25°C)

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3~15	V
Input Voltage	V _{IN}	-0.3~V _{DD} +0.3	V
Power Dissipation	P _D	300	mW
Operating Temperature	T _{opr}	-40~85	°C
Storage Temperature	T _{stg}	-55~150	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, T_{amb}=25°C, V_{DD}=9 V)

Characteristics	Symbol	Test condition		Min.	Typ.	Max.	Unit
Operating Supply Voltage	V _{DD}	T _{amb} =-40~85°C		4.5	9.0	12	V
Operating Supply Current	I _{DD}	No load		-	0.3	1.0	mA
Input Voltage	“H” Level	V _{IH(1)}	CK, DATA, STB input pin V _{DD} =4.5~12V	4.0	-	V _{DD}	V
	“L” Level	V _{IL(1)}		0	-	1.0	
Input Voltage	“H” Level	V _{IH(2)}	CS input pin	V _{DDX0.7}	-	V _{DD}	V
	“L” Level	V _{IL(2)}		0	-	V _{DDX0.3}	
Input Current	“H” Level	I _{IH}	All input pin V _{IH} =V _{DD}	-1	-	1	μA
	“L” Level	I _{IIL}		-1	-	1	
Volume Resistance Value	R _{VR}	Loudness “OFF”		20	28	37	kΩ
Analog Switch ON Resistance	R _{ON}	-		-	250	600	Ω
Attenuation Error	ΔATT			-	0	±2	dB
Volume Balance Between Left And Right	ΔR _{VR}	Volume error between left and right		-	0	±3	%
Total Harmonic Distortion	THD	f _{IN} =1kHz	0dB	-	0.01	-	%
Maximum Attenuation	ATTM	V _{IN} =1Vrms	∞dB	-	100	-	dB
Cross Talk	CT	R _L =100KΩ	0dB	-	100	-	dB
Output Noise Voltage	V _N	R _g =600Ω		-	2.0	-	μVrms
Operation Frequency	f _{op}	CK, DATA, STB		-	-	500	kHz
Minimum Pulse Width	T _{CCK}	CK input		-	0.5	1.0	μs
	T _{STB}	STB input		-	1.0	2.0	

PIN CONFIGURATION



PIN DESCRIPTIONS

Pin no.	Pin name	Description
1	Vss	Digital ground pin
2	L-OUT	Left channel volume output pin
3	L-IN	Left channel volume input pin
4	L-LD1	Left channel tap output pins for loudness (1)
5	L-LD2	Left channel tap output pins for loudness (2)
6	L-GND	Analog ground pins
7	CS	Chip select input pin. Input pin for designating chip select code. This pin correspond to bit "C1" which is chip select bit in serial data. When CS="1" and C1="1", data is valid. When CS="0" and C1="0", data is valid.
8	CK	Clock input pin. Clock input for data transfer.
9	DATA	Data input pin. Attenuation channel selection data input terminal. Data consists of 13 bits and input by CK signal.
10	STB	Strobe input pin. Attenuation setting signal take from DATA and CK terminals are latched when this terminal is placed at "H" level.
11	R-GND	Analog ground pins
12	R-LD2	Right channel tap output pins for loudness (2)
13	R-LD1	Right channel tap output pins for loudness (1)
14	R-IN	Right channel volume input pin
15	R-OUT	Right channel volume output pin

16	VDD	Power supply pin.
----	-----	-------------------


FUNCTION DESCRIPTION

1. Volume circuit

Volume circuit consist of ladder resistor and analog switch.

Tap for loudness is connected to step 10 (20dB). Loudness operation is controlled by LS1/LS2 switches.

Equivalence circuit



Volume step and attenuation

Step	attenuation	step	attenuation
K0	0(dB)	K21	42
K1	2	K22	44
K2	4	K23	46
K3	6	K24	48
K4	8	K25	50
K5	10	K26	52
K6	12	K27	54
K7	14	K28	56
K8	16	K29	58
K9	18	K30	60
K10	20	K31	62
K11	22	K32	64
K12	24	K33	66
K13	26	K34	68
K14	28	K35	70
K15	30	K36	72
K16	32	K37	74
K17	34	K38	76
K18	36	K39	78
K19	38	K40	∞
K20	40		


Loudness ON: LS1=ON, LS2=OFF

Loudness OFF: LS1=OFF, LS2=ON.

(Note) if data other than those listed above are input, volume values are undefined.


(6) Serial data timing

Input CK, DATA and STB according to the following timing.




$$T_{ck} > 1 \mu s, T_{op} > 2 \mu s, T_{stb} > 2 \mu s$$

TEST CIRCUIT



TYPICAL APPLICATION CIRCUIT




Note: L-ch circuit is loudness operation; R-ch circuit is without loudness.


$R1=8.2k\Omega$, $C1=1500pF$ $C2=0.1\mu F$

For preventing noise when loudness is turned on or off, $R=22k\Omega \sim 470k\Omega$

High-frequency digital signals are input to pins CK, DATA and STB. Since these signals may cause noise in analog circuits, either use shield wire for CK, DATA, and STB signal lines, or design the pattern so that these signal lines are protected by the ground line.

PACKAGE OUTLINE





**HANDLING MOS DEVICES:**

Electrostatic charges can exist in many things. All of our MOS devices are internally protected against electrostatic discharge but they can be damaged if the following precautions are not taken:

- Persons at a work bench should be earthed via a wrist strap.
- Equipment cases should be earthed.
- All tools used during assembly, including soldering tools and solder baths, must be earthed.
- MOS devices should be packed for dispatch in antistatic/conductive containers.