


## 10/100 LAN Module For DP83840A with Enhanced Common Mode Attenuation

# EPF8013GM




- Optimized for DP83840A/DP83223 Chip Set
- Guaranteed to operate with 8 mA DC bias at 70°C •


Complies with or exceeds IEEE 802.3, 10 BT/100 BX Standards


#### Electrical Parameters @ 25° C

OCL	Insertion Loss				Return Loss					Common Mode Rejection					<b>Crosstalk</b> (dB Min.)					
@ 70°C	(dB Max.)				(dB Min.)					(dB Min.)					[Between Channels]					
100 KHz, 0.1 Vrms	1-80		80-100		100-150		1-30		30-60		60-100		1-30		30-100		100-200		5-10	10-100
8 mA DC Bias	MHz		MHz		MHz		MHz		MHz		MHz		MHz		MHz		MHz		MHz	MHz
Cable Side	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv	Xmit	Rcv		
350μΗ	-1	-1	-1	-1	-3.5	-3	-18	-18	-12	-12	-10	-10	-40	-40	-35	-30	-30	-30	-35	-35

• Isolation : 1500 Vrms • Impedance : 100  $\Omega$  • Rise Time : 3.0 nS Max. • \* CMT : Optional •







Dimensions											
		(Inches)	)	(Millimeters)							
Dim.	Min.	Max.	Nom.	Min.	Max.	Nom.					
А	.970	.990		24.64	25.15						
В	.380	.400		9.65	10.16						
С	.223	.243		5.66	6.17						
D	.700	Typ.		17.78	Typ.						
E F	.003	.020		0.076	.508						
F	.100	Typ.		2.54	Typ.						
G	.500	.520		12.7	13.20						
Н	.016	.022		.406	.559						
1	.008	.012		.203	.305						
J	.090	Typ.		2.28	Тур.						
K	0°	80		0°	8°						
L	.025	.045		.635	1.14						
Μ			.030			.762					
Ν			.100			2.54					
Р			.092			2.34					
Q			.560			14.22					

PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 CSF8013GMa Rev. Orig. 11/20/96

Product performance is limited to specified parameters. Data is subject to change without prior notice.



### 10/100 LAN Module For DP83840A with Enhanced Common Mode Attenuation

The circuit below is a guideline for interconnecting PCA's EPF8013GM with National DP83840A and DP83223 twister chip set for 10/100 Mb/s applications. Further details can be obtained from the chip manufacturer application notes. This interface module offers the user two independent inputs : 1. The first pair (13/14) is for 10 Base-T transmit. 2. The second pair is for the 100 BX transmit.

Typical insertion loss of the isolation transformer is 0.5dB. This parameter covers the entire spectrum of the encoded signals in 10/100 protocols. Under terminated conditions, to transmit a 2V pk-pk signal across the cable, you must adjust the TXREF resistor of the twister chip to get at least 2.12V pk-pk across pins 16-15.

Note that significant low frequency response improvement can be obtained in the system (improving equalization effects) if the DC blocking capacitors were not used; this can only be done by choosing a different pinout for the 10 Base-T receiver side. This is accomplished without impacting any other behavior. If any user has a need to improve this feature, please consult with the PCA Technical support group. Parts similar to EPF8013GM are available from several LAN magnetics vendors.


It is recommended that system designers do not use the receiver side center tap to ground, via a capacitor. This may worsen EMI, specifically if the secondary "common mode termination" is pulled to chassis ground as shown.

The phantom resistors shown around the connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized.

The "common mode termination" load of 75  $\Omega$  shown from the center taps of the secondary may be taken to chassis ground via a cap of suitable value. This depends upon user's design, EMI margin etc.

It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.05 inches away from the chip side pins of EPF8013GM. There need not be any ground plane beyond this point.

For best results, PCB designer should design the outgoing traces preferably to be 50  $\Omega$ , balanced and well coupled to achieve minimum radiation from these traces.



#### Typical Application Circuit for UTP (Excerpts from NSC DP83840A application notes)