

6-Mbit (256K X 24) Static RAM

Features

- High speed
 □ t_{AA} = 8 ns
- Low active power
 □ I_{CC} = 225 mA at 8 ns
- Low CMOS standby power
 □ I_{SB2} = 25 mA
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{CE}_3 features
- Available in Pb-free standard 119-Ball PBGA


Functional Description

The CY7C1034DV33 is a high performance CMOS static RAM organized as 256K words by 24 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

To write to the device, enable the chip $(\overline{CE}_1 LOW, CE_2 HIGH, and CE_3 LOW)$ while forcing the Write Enable (\overline{WE}) input LOW.

To read from the device, enable the chip by taking \overline{CE}_1 LOW, CE_2 HIGH, and \overline{CE}_3 LOW, while forcing the Output Enable (\overline{OE}) LOW and the Write Enable (\overline{WE}) HIGH. See the Truth Table on page 7 for a complete description of Read and Write modes.

The 24 IO pins ($IO_0 - IO_{23}$) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH, CE_2 LOW, or \overline{CE}_3 HIGH) or when the output enable (\overline{OE}) is HIGH during a write operation. (\overline{CE}_1 LOW, \overline{CE}_2 HIGH, \overline{CE}_3 LOW, and \overline{WE} LOW).





Selection Guide

	-8	Unit
Maximum Access Time	8	ns
Maximum Operating Current	225	mA
Maximum CMOS Standby Current	25	mA

Pin Configuration

Figure 1. 119-Ball PBGA Top View [1]

	1	2	3	4	5	6	7
Α	NC	Α	Α	Α	Α	Α	NC
В	NC	Α	Α	CE ₁	Α	Α	NC
С	IO ₁₂	NC	CE ₂	Α	CE ₃	NC	IO ₀
D	IO ₁₃	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	IO ₁
E	IO ₁₄	V_{SS}	V_{DD}	V _{SS}	V_{DD}	V_{SS}	IO ₂
F	IO ₁₅	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	IO ₃
G	IO ₁₆	V_{SS}	V_{DD}	V _{SS}	V_{DD}	V_{SS}	IO ₄
Н	IO ₁₇	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	1O ₅
J	NC	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	NC
K	IO ₁₈	V_{DD}	V _{SS}	V _{SS}	V _{SS}	V_{DD}	106
L	IO ₁₉	V_{SS}	V_{DD}	V _{SS}	V_{DD}	V_{SS}	IO ₇
М	IO ₂₀	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	IO ₈
N	IO ₂₁	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	IO ₉
P	IO ₂₂	V_{DD}	V_{SS}	V _{SS}	V _{SS}	V_{DD}	IO ₁₀
R	1O ₂₃	NC	NC	NC	NC	NC	IO ₁₁
T	NC	Α	Α	WE	Α	Α	NC
U	NC	Α	А	ŌĒ	А	Α	NC

Note
1. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Ambient Temperature with

Supply Voltage on V_{CC} Relative to GND $^{[2]}$–0.5V to +4.6V

DC Voltage Applied to Outputs

DC Input Voltage [2]	–0.5V to V _{CC} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(MIL-STD-883, Method 3015)	
Latch up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	$3.3V\pm0.3V$

DC Electrical Characteristics

Over the operating range

Daramatar	Description	Test Conditions [3]		Unit		
Parameter	Description	rest Conditions (1)	Min Max		- Onit	
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -4.0 mA	2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 8.0 mA		0.4	V	
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.3	V	
V _{IL} [2]	Input LOW Voltage		-0.3	0.8	V	
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1	+1	μА	
I _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, output disabled	-1	+1	μА	
I _{CC}	V _{CC} Operating Supply Current	V_{CC} = Max, f = f _{MAX} = 1/t _{RC} , I_{OUT} = 0 mA CMOS levels		225	mA	
I _{SB1}	Automatic CE Power Down Current — TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f = f}_{\text{MAX}} \end{aligned}$		30	mA	
I _{SB2}	Automatic CE Power Down Current — CMOS Inputs	Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$		25	mA	

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C _{OUT}	IO Capacitance		10	pF

Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	119-Ball PBGA	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	20.31	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		8.35	°C/W


Document Number: 001-08351 Rev. *B

V_{II} (min) = -2.0V and V_{IH}(max) = V_{CC} + 2V for pulse durations of less than 20 ns.
 CE_refers to a combination of CE₁, CE₂, and CE₃. CE is active LOW when CE₁ is LOW, CE₂ is HIGH, and CE₃ is LOW. CE is HIGH when CE₁ is HIGH, CE₂ is LOW, or CE₃ is HIGH.





AC Test Loads and Waveform

The AC test loads and waveform diagram follows. [4]



*Capacitive Load consists of all components of the test environment





AC Switching Characteristics

Over the operating range [5]

Donomoton	Description	_	-8	Unit
Parameter	Description	Min	Max	Unit
Read Cycle		<u> </u>		
t _{power} ^[6]	V _{CC} (Typical) to the First Access	100		μS
t _{RC}	Read Cycle Time	8		ns
t _{AA}	Address to Data Valid		8	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE Active LOW to Data Valid [3]		8	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low Z [7]	1		ns
t _{HZOE}	OE HIGH to High Z [7]		5	ns
t _{LZCE}	CE Active LOW to Low Z [3, 7]	3		ns
t _{HZCE}	CE Deselect HIGH to High Z [3, 7]		5	ns
t _{PU}	CE Active LOW to Power Up [3, 8]	0		ns
t _{PD}	CE Deselect HIGH to Power Down [3, 8]		8	ns

Notes

- Valid SRAM operation does not occur until the power supplies reach the minimum operating V_{DD} (3.0V). 100 μs (t_{power}) after reaching the minimum operating V_{DD}, normal SRAM operation begins including reduction in V_{DD} to the data retention (V_{CCDR}, 2.0V) voltage.
 Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in part a) of the AC Test Loads and Waveform, unless specified otherwise.
- 6. tpower gives the minimum amount of time that the power supply is at typical VCC values until the first memory access is performed.
- thzoe, thzwe, tlzoe, tlzce, and tlzwe are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady state voltage.
- 8. These parameters are guaranteed by design and are not tested.



AC Switching Characteristics (continued)

Over the operating range ^[5]

Darameter	Description	_	-8	11	
Parameter	Description	Min	Max	Unit	
Write Cycle [9, 10]		-	l	ı	
t _{WC}	Write Cycle Time	8		ns	
t _{SCE}	CE Active LOW to Write End [3]	6		ns	
t _{AW}	Address Setup to Write End	6		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	6		ns	
t _{SD}	Data Setup to Write End	5		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{LZWE}	WE HIGH to Low Z [7]	3		ns	
t _{HZWE}	WE LOW to High Z [7]		5	ns	

Data Retention Characteristics

Over the operating range

Parameter	Description	Conditions ^[3]	Min	Тур	Max	Unit
V_{DR}	V _{CC} for Data Retention		2			V
I _{CCDR}	Data Retention Current	$V_{CC} = 2V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$			25	mA
t _{CDR} [11]	Chip Deselect to Data Retention Time		0			ns
t _R ^[12]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform



Notes

The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}_1$ LOW, CE_2 HIGH, $\overline{\text{CE}}_3$ LOW, and $\overline{\text{WE}}$ LOW. Chip enables must be active and $\overline{\text{WE}}$ must be LOW to initiate a write and the transition of any of these signals terminates the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates the write.

^{10.} The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

^{11.} Tested initially and after any design or process changes that may affect these parameters.

^{12.} Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50~\mu s$ or stable at $V_{CC(min)} \ge 50~\mu s$.



Switching Waveforms

Figure 2. Read Cycle No. 1 (Address Transition Controlled) [13, 14]




Figure 3. Read Cycle No. 2 (OE Controlled) [3, 14, 15]





Figure 4. Write Cycle No. 1 (CE Controlled) [3, 16, 17]



Notes

- 13. <u>Device</u> is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.

- 13. <u>Device is continuously selected. OE, GE = V_{IL}.</u>
 14. WE is HIGH for read cycle.
 15. Address valid before or simil<u>ar to CE</u> transition LOW.
 16. <u>Data IO</u> is high impedance if OE = V_{IL}.
 17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 2 (WE Controlled, OE HIGH During Write) [3, 16, 17]





Figure 6. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[3,\ 17]}$



Truth Table

CE ₁	CE ₂	CE ₃	OE	WE	IO ₀ – IO ₂₃	Mode	Power
Н	Х	Х	Х	Х	High Z	Power Down	Standby (I _{SB})
Х	L	Х	X	Х	High Z	Power Down	Standby (I _{SB})
Х	Х	Н	Χ	Х	High Z	Power Down	Standby (I _{SB})
L	Н	L	L	Н	Full Data Out	Read	Active (I _{CC})
L	Н	L	Х	L	Full Data In	Write	Active (I _{CC})
L	Н	L	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Note

^{18.} During this period, the IOs are in the output state and input signals are not applied.





Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1034DV33-8BGXC	51-85115	119-Ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-Free)	Commercial

Package Diagram

Figure 7. 119-Ball PBGA (14 x 22 x 2.4 mm)





51-85115-*B



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	469517	See ECN	NXR	New datasheet
*A	499604	See ECN	NXR	Added note 1 for NC pins Changed I_{CC} specification from 150 mA to 185 mA Updated Test Condition for I_{CC} in DC Electrical Characteristics table Added note for t_{ACE} , t_{LZCE} , t_{HZCE} , t_{PU} , t_{PD} , t_{SCE} in AC Switching Characteristics Table on page 4
*В	1462586	See ECN	VKN/SFV	Converted from preliminary to final Updated block diagram Changed I _{CC} specification from 185 mA to 225 mA Updated thermal specs

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.