



# 256 Kbit (32K x 8) nvSRAM with Real Time Clock

## **Features**


- 256 Kbit nvSRAM
  - □ 25 ns and 45 ns access times
  - ☐ Internally organized as 32K x 8 (CY14B256KA)
  - ☐ Hands off automatic STORE on power down with only a small capacitor
  - □ STORE to QuantumTrap nonvolatile elements is initiated by software, hardware, or AutoStore on power down
  - □ RECALL to SRAM initiated on power up or by software
- High Reliability
  - ☐ Infinite Read, Write, and RECALL cycles
  - □ 1 Million STORE cycles to QuantumTrap
  - □ 20 year data retention
- Real Time Clock
  - □ Full featured Real Time Clock
  - □ Watchdog timer
  - □ Clock alarm with programmable interrupts
  - Capacitor or battery backup for RTC
  - ☐ Backup current of 0.35 uA (Typ)

- Industry Standard Configurations
- ☐ Single 3V +20%, -10% operation
- □ Industrial temperature
- □ 48-pin SSOP package
- □ Pb-free and RoHS compliance

## **Functional Description**

The Cypress CY14B256KA combines a 256 Kbit nonvolatile static RAM with a full featured real time clock in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written an infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The Real Time Clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.





## Contents


Features1
Functional Description1
Contents2
Pinouts3
Pin Definitions3
Device Operation4
SRAM Read4
SRAM Write4
AutoStore Operation4
Hardware STORE (HSB) Operation5
Hardware RECALL (Power Up)5
Software STORE5
Software RECALL5
Preventing AutoStore6
Best Practices7
Data Protection8
Noise Considerations8
Real Time Clock Operation8
nvTIME Operation8
Clock Operations8
Reading the Clock8
Setting the Clock8
Backup Power8
Stopping and Starting the Oscillator9

Calibrating the Clock	9
Alarm	9
Watchdog Timer	9
Power Monitor	10
Interrupts	
Flags Register	11
Maximum Ratings	16
Operating Range	16
DC Electrical Characteristics	16
Capacitance	17
Thermal Resistance	17
AC Test Conditions	17
RTC Characteristics	17
AC Switching Characteristics	18
AutoStore/Power Up RECALL	20
Software Controlled STORE/RECALL Cycle	21
Hardware STORE Cycle	22
Truth Table For SRAM Operations	23
Ordering Information	24
Package Diagram	25
Document History Page	26
Sales, Solutions, and Legal Information	26
Worldwide Sales and Design Support	26
Dundricks	00



## **Pinouts**

Figure 1. Pin Diagram - 48-Pin SSOP



## **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> - A <sub>14</sub>	Input	Address Inputs Used to Select One of the 32,768 Bytes of the nvSRAM.
$DQ_0 - DQ_7$	Input/Output	Bidirectional Data I/O Lines. Used as input or output lines depending on operation.
NC	No Connect	No Connects. This pin is not connected to the die.
WE	Input	Write Enable Input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
X <sub>out</sub>	Output	Crystal Connection. Drives crystal on start up.
X <sub>in</sub>	Input	Crystal Connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub>	Power Supply	Capacitor Supplied Backup RTC Supply Voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub>	Power Supply	Battery Supplied Backup RTC Supply Voltage. Left unconnected if V <sub>RTCcap</sub> is used.

#### Notes

<sup>1.</sup> Address expansion for 1 Mbit. NC pin not connected to die.



## Pin Definitions (continued)

Pin Name	I/O Type	Description
INT	Output	Interrupt Output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
V <sub>SS</sub>	Ground	Ground for the Device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power Supply	Power Supply Inputs to the Device. 3.0V +20%, -10%
HSB	Input/Output	Hardware STORE Busy (HSB). When LOW this output indicates that a Hardware STORE is in progress. When pulled LOW external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin HIGH if not connected (connection optional). After each STORE operation, HSB is driven HIGH for short time with standard output high current.
V <sub>CAP</sub>	Power Supply	<b>AutoStore Capacitor</b> . Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

## **Device Operation**

The CY14B256KA nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B256KA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer the Truth Table For SRAM Operations on page 23 for a complete description of read and write modes.

### SRAM Read

The CY14B256KA performs a read cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW, and WE and HSB are HIGH. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of t<sub>AA</sub> (read cycle #1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at t<sub>ACE</sub> or at t<sub>DOE</sub>, whichever is later (read cycle #2). The data output repeatedly responds to address changes within the t<sub>AA</sub> access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or WE or HSB is brought LOW.

## **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins IO<sub>0-7</sub> are written into the memory if it is valid  $t_{\text{SD}}$  before the end of a  $\overline{\text{WE}}$ -controlled write, or before the end of an  $\overline{\text{CE}}$ -controlled write. It is recommended that  $\overline{\text{OE}}$  be kept HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

## **AutoStore Operation**

The CY14B256KA stores data to the nvSRAM using one of three storage operations. These three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256KA.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This may corrupt the data stored in nvSRAM.

Figure 2. AutoStore Mode




Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place



a pull up on  $\overline{\text{WE}}$  to hold it inactive during power up. This pull up is only effective if the  $\overline{\text{WE}}$  signal is tristate during power up. Many MPUs tristate their controls on power up. This must be Verified when using the pull up. When the nvSRAM comes out of power-on-recall, the MPU must be active or the  $\overline{\text{WE}}$  held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

## Hardware STORE (HSB) Operation

The CY14B256KA provides the HSB pin to control and acknowledge the STORE operations. The HSB pin is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B256KA conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle begins only if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

SRAM write operations that are in progress when  $\overline{\text{HSB}}$  is driven LOW by any means are given time ( $t_{\text{DELAY}}$ ) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B256KA. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B256KA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the CY14B256KA remains disabled until the HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

## Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on powerup, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### Software STORE

Data is transferred from SRAM to the nonvolatile memory by a software address sequence. The CY14B256KA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0FC0 Initiate STORE cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

### Software RECALL

Data is transferred from nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	OE	A <sub>14</sub> - A <sub>0</sub> <sup>[2]</sup>	Mode	I/O	Power
Н	X	X	X	Not Selected	Output High Z	Standby
L	Н	L	X	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active <sup>[3]</sup>
L	Н	Ļ	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data	Active <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[3]</sup>

## **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation.

To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.

#### Notes

- 2. While there are 15 address lines on the CY14B256KA, only the lower 14 are used to control software modes.
- 3. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease-of-use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in this nvSRAM product are delivered from Cypress with 0x00 written in all cells. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. End product's firmware should not assume an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on should always program a unique NV pattern (that is, complex 4-byte pattern of 46 E6 49 53 hex
- or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state (for example, autostore enabled). While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently such as program bugs and incoming inspection routines.
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. Best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because the nvSRAM internal algorithm calculates V<sub>CAP</sub> charge and discharge time based on this max V<sub>CAP</sub> value. Customers that want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge and store time should discuss their V<sub>CAP</sub> size selection with Cypress to understand any impact on the V<sub>CAP</sub> voltage level at the end of a t<sub>RECALL</sub> period.



### **Data Protection**

The CY14B256KA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}.$  If the CY14B256KA is in a write mode (both CE and WE are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power up or brown out conditions.

### **Noise Considerations**

Refer to CY application note AN1064.

## Real Time Clock Operation

### nvTIME Operation

The CY14B256KA offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described in the following sections. The RTC register addresses for CY14B256KA range from 0x7FF0 to 0x7FFF. Refer to Table 3 on page 12 and Table 4 on page 13 for a detailed Register Map description.

#### Clock Operations

The clock registers maintain time up to 9,999 years in one second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time during a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

## **Reading the Clock**

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Stop internal updates to the CY14B256KA time keeping registers before reading clock data, to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

The updating process is stopped by writing a '1' to the read bit 'R' (in the flags register at 0x7FF0), and does not restart until a '0' is written to the read bit. The RTC registers are then read while the internal clock continues to run. After a '0' is written to the read bit ('R'), all RTC registers are simultaneously updated within 20 ms.

### **Setting the Clock**

Setting the write bit 'W' (in the flags register at 0x7FF0) to a '1' stops updates to the time keeping registers and enables the time to be set. The correct day, date, and time is then written into the registers and must be in 24-hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. Resetting the write bit to '0' transfers the values of timekeeping registers to the actual clock counters, after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** The values entered in the timekeeping, alarm, calibration, and interrupt registers need a STORE operation to be saved in nonvolatile memory. Therefore, while working in AutoStore disabled mode, the user must perform a STORE operation after writing into the RTC registers for the RTC to work correctly.

#### **Backup Power**

The RTC in the CY14B256KA is intended for permanently powered operation. The  $V_{RTCcap}$  or  $V_{RTCbat}$  pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power,  $V_{CC}$ , fails and drops below  $V_{SWITCH}$  the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B256KA consumes 0.35 microamps (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

Backup time values based on maximum current specifications are shown in the following table. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1F	72 hours
0.47F	14 days
1.0F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3V lithium is recommended and the CY14B256KA sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B256KA. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.



## Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x7FF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to 0) state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, If the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B256KA has the ability to detect oscillator failure when system power is restored. This is recorded in the OSCF (Oscillator Failed bit) of the flags register at the address 0x7FF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for "enabled" status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to "1". The system must check for this condition and then write '0' to clear the flag. Note that in addition to setting the OSCF flag bit, the time registers are reset to the "Base Time" (see Setting the Clock on page 8), which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

Reset the value of OSCF to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit "W" (in the Flags register at 0x7FF0) to a "1" to enable writes to the Flag register. Write a "0" to the OSCF bit and reset the write bit to "0" to disable writes.

#### Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm 20$  ppm to  $\pm 35$  ppm. However, CY14B256KA employs a calibration circuit that improves the accuracy to  $\pm 1/-2$  ppm at 25°C. This implies an error of  $\pm 2.5$  seconds to  $\pm 3$ 0 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0x7FF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once per minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every

125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the Flags register (0x7FF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error.

**Note** Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit "W" (in the flags register at 0x7FF0) to "1" to enable writes to the Flag register. Write a value to CAL, and then reset the write bit to "0" to disable writes.

#### **Alarm**

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x7FF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields - date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x7FF0 indicates that a date or time match has occurred. The AF bit is set to "1" when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in Flags Register - 0x7FF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to "0" for the changes to take effect.

**Note** CY14B256KA requires the alarm match bit for seconds (0x7FF2 - D7) to be set to '0' for proper operation of Alarm Flag and Interrupt.

#### **Watchdog Timer**

The Watchdog Timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the Watchdog Timer register.

The timer consists of a loadable register and a free running counter. On power up, the watchdog time out value in register 0x7FF7 is loaded into the Counter Load register. Counting begins on power up and restarts from the loadable value any time the Watchdog Strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output.




You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.

New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5-D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the Watchdog Interrupt Enable (WIE) bit in the Interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the Flags registers.

Figure 3. Watchdog Timer Block Diagram



### **Power Monitor**

The CY14B256KA provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal band gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$ 

As described in the AutoStore Operation on page 4, when  $V_{SWITCH}$  is reached as  $V_{CC}$  decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from  $V_{CC}$  to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the clock functions are not available to the user. The clock continues to operate in the background. The updated clock data is available to the user threcall delay after VCC is restored to the device (see AutoStore/Power Up RECALL on page 20).

#### Interrupts

The CY14B256KA has Flags register, Interrupt register and Interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the Interrupt register (0x7FF6). In addition, each has an associated flag bit in the Flags register (0x7FF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An Interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in Interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the Interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the Flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B256KA generates valid interrupts only after the Powerup Recall sequence is completed. All events on INT pin must be ignored for  $t_{\text{HRECALL}}$  duration after powerup.

#### Interrupt Register

**Watchdog Interrupt Enable - WIE.** When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in Flags register.

**Alarm Interrupt Enable - AIE.** When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF Flag in Flags register.

**Power Fail Interrupt Enable - PFE**. When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in Flags register.

**High/Low - H/L.** When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives high only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10k resistor while using the interrupt in active LOW mode.

**Pulse/Level - P/L.** When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven high or low (determined by H/L) until the Flags or Control register is read.

When an enabled interrupt source activates the INT pin, an external host reads the Flags registers to determine the cause. All flags are cleared when the register is read. If the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for Pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the Flags register is read. If the INT pin is used as a host reset, then the Flags register is not read during a reset.




## Flags Register

The Flag register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. These flags are automat-

ically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power up (except for the OSCF bit; see Stopping and Starting the Oscillator on page 9).

Figure 4. RTC Recommended Component Configuration




#### **Recommended Values**

 $Y_1 = 32.768 \text{ KHz } (12.5 \text{ pF})$   $C_1 = 10 \text{ pF}$  $C_2 = 67 \text{ pF}$ 

**Note:** The recommended values for C1 and C2 include board trace capacitance.

Figure 5. Interrupt Block Diagram



WDF - Watchdog Timer Flag

WIE - Watchdog Interrupt

Enable

PF - Power Fail Flag

PFE - Power Fail Enable

AF - Alarm Flag

AIE - Alarm Interrupt Enable

P/L - Pulse Level

H/L - High/Low



Table 3. RTC Register  $\mathrm{Map}^{[4,\,5]}$ 

Register				BCD Form	nat Data <sup>[4]</sup>			Function/Panga	
CY14B256KA	D7	D6	D5	D4	D3	D2	D1	D0	- Function/Range
0x7FFF		10s Y	ears		Years				Years: 00-99
0x7FFE	0	0	0	10s Months		Мо	onths		Months: 01–12
0x7FFD	0	0	10s Day	of Month		Day C	of Month		Day of Month: 01-31
0x7FFC	0	0	0	0	0		Day of W	/eek	Day of Week: 01-07
0x7FFB	0	0	10s	Hours		H	ours		Hours: 00-23
0x7FFA	0	1	0s Minu	tes		Mir	nutes		Minutes: 00-59
0x7FF9	0	1	0s Secor	nds		Sed	conds		Seconds: 00-59
0x7FF8	OSCEN (0)	0	Cal Sign (0)		Calib	ration (00	0000)		Calibration Values <sup>[6]</sup>
0x7FF7	WDS (0)	WDW (0)			WDT (0	00000)			Watchdog <sup>[6]</sup>
0x7FF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts <sup>[6]</sup>
0x7FF5	M (1)	0	10s Ala	arm Date		Alar	m Day		Alarm, Day of Month: 01-31
0x7FF4	M (1)	0	10s Ala	rm Hours		Alarn	n Hours	Alarm, Hours: 00-23	
0x7FF3	M (1)	10.	Alarm Mi	nutes	Alarm Minutes				Alarm, Minutes: 00-59
0x7FF2	M (1)	10 /	Alarm Se	conds	Alarm, Seconds				Alarm, Seconds: 00-59
0x7FF1		10s Cei	nturies		Centuries				Centuries: 00–99
0x7FF0	WDF	AF	PF	OSCF	0	CAL (0)	W (0)	R (0)	Flags <sup>[6]</sup>

<sup>4.</sup> The unused bits of RTC registers are reserved for future use and should be set to '0'.
5. () designates values shipped from the factory.
6. This is a binary value, not a BCD value.



Table 4. Register Map Detail

Register		Description									
CY14B256KA	- Description										
0x7FFF	Time Keeping - Years										
UX/FFF	D7	D6	D5	D4	D3	D2	D1	D0			
		10s	Years			Ye	ears				
		Contains the lower two BCD digits of the year. Lower nibble (four bits) contains the value for years; upper nibble									
	(four bits) co	(four bits) contains the value for 10s of years. Each nibble operates from 0 to 9. The range for the register is 0–9									
0x7FFE		T		Time Keepin	_		T				
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	10s Month			onths				
	9; upper nib	e BCD digits o ble (one bit) c	f the month. Lo ontains the upp	ower nibble (fou per digit and op	ır bits) contair erates from 0	is the lower d to 1. The ran	igit and operage get for the reg	ates from 0 t jister is 1–12			
0x7FFD				Time Keep	ing - Date						
UX/FFD	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10s Day	of Month		Day o	f Month				
	from 0 to 9;	upper nibble (	or the date of the two bits) contain comatically adjus	e month. Lower ns the 10s digit sted for.	nibble (four b and operates	its) contains t from 0 to 3.	he lower digit The range for	and operate the register			
0-7550				Time Keep	ing - Day						
0x7FFC	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	0	0		Day of Weel	k			
	that counts		en returns to 1.	that correlates The user must							
0x7FFB				Time Keepii	ng - Hours						
OXIIIB	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10s H	Hours		H	ours				
				ur format. Lowe ns the upper di							
0x7FFA				Time Keepin	g - Minutes						
OXIIIA	D7	D6	D5	D4	D3	D2	D1	D0			
	0		10s Minutes			Mir	nutes				
	Contains the upper nibble is 0–59.	e BCD value o e (three bits) c	of minutes. Low ontains the upp	er nibble (four l per minutes dig	oits) contains it and operate	the lower digites from 0 to 5.	it and operate . The range fo	es from 0 to or the registe			
0x7FF9				Time Keeping	g - Seconds						
UX/FF9	D7	D6	D5	D4	D3	D2	D1	D0			
	0		10s Seconds	•		Sec	conds				
				ver nibble (four per digit and op							



Table 4. Register Map Detail (continued)

Register	Description								
CY14B256KA				0.111	(0				
0x7FF8	D7	<b>D</b> 0	5.5	Calibration	1	<b>D</b> 0	D4	<b>D</b> 0	
	D7	D6	D5	D4	D3	D2	D1	D0	
	OSCEN	OSCEN 0 Calibration Calibration Sign							
OSCEN	Oscillator En	nable. When s ves battery or	et to 1, the osc capacitor powe	illator is stoppe er during storaç	ed. When set ge.	to 0, the oscil	lator runs. Dis	sabling the	
Calibration Sign	Determines	if the calibratio	n adjustment is	applied as an a	addition (1) to	or as a subtra	ction (0) from	the time-bas	
Calibration	These five b	its control the	calibration of t	he clock.					
0x7FF7				WatchDo	g Timer				
UX/FF/	D7	D6	D5	D4	D3	D2	D1	D0	
	WDS	WDW		1	WE	T	1	1	
WDS			this bit to 1 relo						
WDW	allows the u bits D5–D0 t	ser to set the o	Setting this bit to watchdog strob the watchdog re g Timer on pag	e bit without di egister when the	sturbing the t	imeout value.	Setting this b	it to 0 allow	
WDT	sents a mult seconds (se	iplier of the 32 tting of 3 Fh).	on. The watchd 2 Hz count (31 Setting the wat et to 0 on a pre	og timer interva 25 ms). The ra chdog timer re	nge of timeou	t value is 31.2	25 ms (a setti	ng of 1) to 2	
	sents a mult seconds (se	iplier of the 32 tting of 3 Fh).	2 Hz count (31.: Setting the wat	og timer interva 25 ms). The ra chdog timer re	nge of timeou gister to 0 disa	t value is 31.2	25 ms (a setti	ng of 1) to 2	
WDT <b>0x7FF6</b>	sents a mult seconds (se	iplier of the 32 tting of 3 Fh).	2 Hz count (31.: Setting the wat	og timer interva 25 ms). The rai chdog timer req vious cycle.	nge of timeou gister to 0 disa	t value is 31.2	25 ms (a setti	ng of 1) to 2	
	sents a mult seconds (se only if the W	iplier of the 32 tting of 3 Fh). /DW bit was s	2 Hz count (31 Setting the wat et to 0 on a pre	og timer interva 25 ms). The ra chdog timer req vious cycle. Interrupt Sta	nge of timeou gister to 0 disa tus/Control	t value is 31.2 ables the time	25 ms (a setti er. These bits o	ng of 1) to 2 can be writte	
	sents a mult seconds (se only if the W	iplier of the 32 tting of 3 Fh). /DW bit was so D6  AIE  AIE  AIE	2 Hz count (31.: Setting the wat et to 0 on a pre	og timer interva 25 ms). The rai chdog timer requious cycle.  Interrupt Sta  D4  0 1 and a watcho	nge of timeou gister to 0 disa tus/Control D3 H/L dog timeout o	t value is 31.2 ables the time  D2  P/L ccurs, the wat	25 ms (a settier. These bits of the bits o	ng of 1) to 2 can be writte	
0x7FF6	sents a mult seconds (se only if the W	iplier of the 32 tting of 3 Fh). /DW bit was so  D6  AIE  atterrupt Enable WDF flag. Wh	PHz count (31 Setting the wat et to 0 on a pre  D5  PFE  B. When set to en set to 0, the hen set to 1, the	og timer interva 25 ms). The rai chdog timer reg vious cycle.  Interrupt Sta  D4  0  1 and a watche watchdog time	rige of timeourgister to 0 disaster to 0 disaster to 0 disaster tus/Control  D3  H/L  dog timeout oreout affects or	D2 P/L ccurs, the war	D1  otchdog timer of lag.	png of 1) to 2 can be written be written be be written be	
0x7FF6 WIE	sents a mult seconds (se only if the W	D6 AIE  AIE  MUDF flag. Who only affects tenable. When	PHz count (31 Setting the wat et to 0 on a pre  D5  PFE  B. When set to en set to 0, the hen set to 1, the	og timer interva 25 ms). The rai chdog timer req vious cycle.  Interrupt Sta  D4  0 1 and a watchd watchdog time e alarm match	tus/Control  D3  H/L  dog timeout of court affects of drives the IN	D2 P/L ccurs, the wan	D1 0 tchdog timer clag.  AF flag. Whe	D0 Odrives the IN n set to 0, the	
0x7FF6 WIE	sents a mult seconds (se only if the W	D6 AIE AIE AUDITION FIRE Enable WDF flag. Who only affects to enable. When onitor affects	PHz count (31 Setting the wate to 0 on a pre  D5  PFE  B. When set to en set to 0, the hen set to 1, the he AF flag.  Set to 1, the po	og timer interva 25 ms). The rai chdog timer req vious cycle.  Interrupt Sta  D4  0 1 and a watchd watchdog time e alarm match	tus/Control  D3  H/L  dog timeout of court affects of drives the IN	D2 P/L ccurs, the wan	D1 0 tchdog timer clag.  AF flag. Whe	D0 Odrives the IN n set to 0, the	
0x7FF6  WIE  AIE  PFE	D7 WIE Watchdog Ir pin and the Alarm Internalarm match Power Fail E power fail m Reserved for	D6 AIE	PHz count (31 Setting the wate to 0 on a pre  D5  PFE  PFE  When set to en set to 0, the hen set to 1, the he AF flag.  set to 1, the po	og timer interva 25 ms). The ra chdog timer rec vious cycle.  Interrupt Sta  D4  0  1 and a watchd watchdog time e alarm match wer fail monitor g.	nge of timeou gister to 0 disa tus/Control  D3  H/L  dog timeout or eout affects of drives the IN	D2 P/L ccurs, the wathly the WDF fT pin and the	D1 0 tchdog timer clag. AF flag. Whe	D0 Odrives the IN n set to 0, the	
Ox7FF6  WIE  AIE  PFE  0	D7 WIE Watchdog Ir pin and the Alarm Interralarm match Power Fail E power fail m Reserved for High/Low. W	D6 AIE  htterrupt Enable WDF flag. Wh only affects tenable. When onitor affects or future use //hen set to 1, ti	PHz count (31 Setting the wat et to 0 on a pre  D5  PFE  B. When set to en set to 0, the hen set to 1, the poonly the PF flag	og timer interva 25 ms). The rai chdog timer requious cycle.  Interrupt Sta  D4  0 1 and a watched watchdog time e alarm match wer fail monitor g.  ven active HIG s driven active	tus/Control  D3  H/L  dog timeout or drives the IN  drives the IN  H. When set to (determined to the set to the Interpretation of the set to th	D2 P/L ccurs, the wannly the WDF f T pin and the T pin and the	D1 0 tchdog timer clag. AF flag. Whe PF flag. Whe n is open drain	D0 0 drives the IN n set to 0, the n, active LO ce for appro	
Ox7FF6  WIE  AIE  PFE  0  H/L  P/L	D7 WIE Watchdog Ir pin and the Alarm Interralarm match Power Fail E power fail m Reserved for High/Low. W	D6 AIE  htterrupt Enable WDF flag. Wh only affects tenable. When onitor affects or future use //hen set to 1, ti	PHz count (31.: Setting the watet to 0 on a pre  D5  PFE  PHE  When set to en set to 0, the hen set to 1, the AF flag.  Set to 1, the poonly the PF flag.  The INT pin is dri  The INT pin is dri  The INT pin is dri	og timer interva 25 ms). The rai chdog timer requious cycle.  Interrupt Sta  D4  0 1 and a watched watchdog time e alarm match wer fail monitor g.  ven active HIG s driven active	tus/Control  D3  H/L  dog timeout or eout affects or drives the IN  T drives the IN  H. When set to (determined to active level (active level (active)	D2 P/L ccurs, the wannly the WDF f T pin and the T pin and the	D1 0 tchdog timer clag. AF flag. Whe PF flag. Whe n is open drain	D0 0 drives the IN n set to 0, the n, active LO ce for appro	
Ox7FF6  WIE  AIE  PFE  0  H/L	D7 WIE Watchdog Ir pin and the Alarm Interralarm match Power Fail E power fail m Reserved for High/Low. W	D6 AIE  htterrupt Enable WDF flag. Wh only affects tenable. When onitor affects or future use //hen set to 1, ti	PHz count (31.: Setting the watet to 0 on a pre  D5  PFE  PHE  When set to en set to 0, the hen set to 1, the AF flag.  Set to 1, the poonly the PF flag.  The INT pin is dri  The INT pin is dri  The INT pin is dri	og timer interva 25 ms). The ra chdog timer recivious cycle.  Interrupt Sta  D4  0  1 and a watche watchdog time e alarm match wer fail monitor  J.  ven active HIG s driven active is driven to an a	tus/Control  D3  H/L  dog timeout or eout affects or drives the IN  T drives the IN  H. When set to (determined to active level (active level (active)	D2 P/L ccurs, the wannly the WDF f T pin and the T pin and the	D1 0 tchdog timer clag. AF flag. Whe PF flag. Whe n is open drain	D0 0 drives the IN n set to 0, the n, active LO ce for appro	
Ox7FF6  WIE  AIE  PFE  0  H/L  P/L	D7 WIE Watchdog Ir pin and the Alarm Interralarm match Power Fail E power fail m Reserved for High/Low. W Pulse/Level imately 200	D6 AIE  Interrupt Enable WDF flag. Wh  only affects to Enable. When conitor affects or future use //hen set to 1, tl	PHz count (31 Setting the water to 0 on a present to 0 on a present to 0. The set to 0. The set to 1. The AF flag.  Set to 1. The poonly the PF flag.  The INT pin is drived to 0. The INT pin is t	og timer interva 25 ms). The rai chdog timer reg vious cycle.  Interrupt Sta  D4  0 1 and a watche watchdog time e alarm match wer fail monitor g.  ven active HIG is driven active is driven to an a	tus/Control  D3  H/L  dog timeout or cout affects or drives the IN  drives the IN  H. When set to (determined to active level (a-	D2 P/L ccurs, the wan he work the time T pin and the T pin and the T pin and the D 0, the INT pin and set by H/L) u	D1 0 tchdog timer clag. AF flag. Whe PF flag. Whe n is open draininterrupt sour	D0  Odrives the IN  n set to 0, the n, active LO ce for approach	
Ox7FF6  WIE  AIE  PFE  0  H/L  P/L	D7 WIE Watchdog Ir pin and the Alarm Internal arm match Power Fail E power fail m Reserved for High/Low. W Pulse/Level imately 200	D6 AIE Interrupt Enable WDF flag. Wh upt Enable. When only affects to Enable. When onitor affects or future use I/hen set to 1, tl When set to ms. When set to ms. When set to	PHz count (31 Setting the water to 0 on a present to 0 on a present to 0. The set to 0. The set to 1. The AF flag.  Set to 1. The poonly the PF flag.  The INT pin is drived to 0. The INT pin is t	og timer interva 25 ms). The ra chdog timer rec vious cycle.  Interrupt Sta  D4  0  1 and a watche watchdog time e alarm match wer fail monitor control standard active is driven active is driven to an a Alarm  D4  rm Date	tus/Control  D3  H/L  dog timeout or cout affects or drives the IN  drives the IN  H. When set to (determined to active level (active level (active lavel)  D3	D2 P/L ccurs, the wathly the WDF fT pin and the T pin and the T pin and the D0 0, the INT pin set by H/L) by an set by H/L) u  D2 Alarr	D1 0 tchdog timer clag. AF flag. Whe PF flag. Whe n is open draininterrupt sour	D0 Odrives the IN n set to 0, the n, active LO ce for appro-	



Table 4. Register Map Detail (continued)

Register CY14B256KA	Description									
	Alarm - Hours									
0x7FF4	D7	D6	D5	D4	D3	D2	D1	D0		
	M 0 10s Alarm Hours Alarm Hours									
	Contains th	e alarm value	for the hours ar	nd the mask bi	t to select or d	eselect the h	ours value.			
М		en this bit is se it to ignore the	t to 0, the hours hours value.	s value is used	in the alarm i	natch. Settin	g this bit to 1 o	causes the		
07552				Alarm -	Minutes					
0x7FF3	D7	D6	D5	D4	D3	D2	D1	D0		
	М	1	0s Alarm Minut	tes		Alarm	Minutes			
	Contains th	e alarm value	for the minutes	and the mask	bit to select o	r deselect the	minutes valu	ie.		
М			t to 0, the minu minutes value		ed in the alarr	n match. Set	ting this bit to	1 causes th		
0x7FF2				Alarm - S	Seconds					
UX/FF2	D7	D6	D5	D4	D3	D2	D1	D0		
	М	10	Os Alarm Secor	nds		Alarm	Seconds	l.		
	Contains th	e alarm value	for the seconds	and the mask	bit to select of	r deselect th	e seconds' va	lue.		
М			t to 0, the seco		sed in the alar	m match. Set	ting this bit to	1 causes t		
0v7EE4	Time Keeping - Centuries									
0x7FF1	D7	D6	D5	D4	D3	D2	D1	D0		
		10s C	enturies	1		Cer	nturies	l.		
	Contains th upper nibble centuries.	e BCD value o e (two bits) cor	f centuries. Lov ntains the uppe	ver nibble (four r digit and ope	bits) contains rates from 0 to	the lower dig 9. The rang	jit and operate e for the regis	es from 0 to ster is 0-99		
0x7FF0				Fla	gs					
	D7	D6	D5	D4	D3	D2	D1	D0		
	WDF	AF	PF	OSCF	0	CAL	W	R		
WDF	reset by the	user. It is clea	s read only bit is ared to 0 when	the Flags regis	ster is read or	on power up				
AF	with the ma	tch bits = 0. It	bit is set to 1 will be to 1 wi	n the Flags reg	ister is read o	r on power u	ο.	Ü		
PF	cleared to 0	Power Fail Flag. This read only bit is set to 1 when power falls below the power fail threshold V <sub>SWITCH</sub> . It is cleared to 0 when the Flags register is read or on power up.								
OSCF	This indicat	es that RTC ba	1 on power up i ackup power fa nally by the chip	iled and clock	value is no lor	nger valid. Th	is bit survives	power cyc		
CAL		Calibration Mode. When set to 1, a 512 Hz square wave is output on the INT pin. When set to 0, the INT pin resumes normal operation. This bit defaults to 0 (disabled) on power up.								
W	registers, A transfers the	larm registers, e contents of th	W bit to 1 freez Calibration reg ne RTC register s to 0 on powe	gister, Interrupt s to the time ke	register and F	Flags register	. Setting the V	V bit to 0		
R	during the r	eading proces	it to 1, stops clo s. Set R bit to 0 to 1. This bit d	to resume clo	ck updates to					



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.
Storage Temperature65°C to +150°C
Maximum Accumulated Storage Time
At 150°C Ambient Temperature 1000h
At 85°C Ambient Temperature 20 Years
Ambient Temperature with Power Applied –55°C to +150°C
Supply Voltage on V <sub>CC</sub> Relative to GND0.5V to 4.1V
Voltage Applied to Outputs
in High-Z State0.5V to V <sub>CC</sub> + 0.5V
Input Voltage0.5V to Vcc+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential–2.0V to V <sub>CC</sub> + 2.0V
7.11.5 1 11 13 3134114 1 3131114 1 1 1 1 1 1 1

Package Power Dissipation Capability (T <sub>A</sub> = 25°C)1.0W
Surface Mount Pb Soldering Temperature (3 Seconds)+260°C
DC Output Current (1 output at a time, 1s duration)15 mA
Static Discharge Voltage > 2001V per MIL-STD-883, Method 3015)
_atch Up Current > 200 mA

## **Operating Range**

Range	nge Ambient Temperature \	
Industrial	-40°C to +85°C	2.7V to 3.6V

## **DC Electrical Characteristics**

Over the Operating Range ( $V_{CC} = 2.7V$  to 3.6V)

Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[7]</sup>	Max	Unit
V <sub>CC</sub>	Power Supply Voltage		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>cc</sub> Current	$t_{RC}$ = 25 ns $t_{RC}$ = 45 ns Values obtained without output loads ( $l_{OUT}$ = 0 mA)			70 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Don't Care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>			10	mA
I <sub>CC3</sub> <sup>[7]</sup>	Average $V_{CC}$ Current at $t_{RC}$ = 200 ns, $V_{CC}$ (Typ), 25°C	I/P cycling at CMOS levels. ues obtained without output loads (I <sub>OUT</sub> = 0 mA).		35		mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore Cycle	All Inputs Don't Care. Average current for duration t <sub>STORE</sub>			5	mA
I <sub>SB</sub>	V <sub>CC</sub> Standby Current	CE $\geq$ (V <sub>CC</sub> $-$ 0.2V). V <sub>IN</sub> $\leq$ 0.2V or $\geq$ (V <sub>CC</sub> $-$ 0.2V). W bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.			5	mA
I <sub>IX</sub> [8]	Input Leakage Current (except HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-1		+1	μΑ
	Input Leakage Current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-100		+1	μΑ
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{OUT} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$	-1		+1	μΑ
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>SS</sub> – 0.5		0.8	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OUT} = -2 \text{ mA}$	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 4 mA			0.4	V
$V_{CAP}$	Storage Capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub> , 5V Rated	61	68	180	μF

Document #: 001-55720 Rev. \*A

Notes
7. Typical values are at 25°C, V<sub>CC</sub>= V<sub>CC</sub> (Typ). Not 100% tested.
8. The HSB pin has I<sub>OUT</sub> = -2 uA for V<sub>OH</sub> of 2.4V when both active HIGH and low drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



## **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention	20	Years
$NV_C$	Nonvolatile STORE Operations	1,000	K


## Capacitance

Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC}$ (Typ)	7	pF

## **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	48 SSOP	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	37.47	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	impedance, in accordance with EIA/JESD51.	24.71	°C/W

Figure 6. AC Test Loads



## **AC Test Conditions**

Input Pulse Levels	.0V to 3V
Input Rise and Fall Times (10% - 90%)	<u>&lt;</u> 3 ns
Input and Output Timing Reference Levels	1.5V

## **RTC Characteristics**

Parameters	Description		Min	<b>Typ</b> <sup>[7]</sup>	Max	Units
V <sub>RTCbat</sub>	RTC Battery Pin Voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> <sup>[10]</sup>	RTC Backup Current	T <sub>A</sub> (Min)			0.35	μA
		25°C		0.35		μA
		T <sub>A</sub> (Max)			0.5	μA
V <sub>RTCcap</sub> <sup>[11]</sup>	RTC Capacitor Pin Voltage	T <sub>A</sub> (Min)	1.6		3.6	V
		25°C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4		3.6	V
tOCS	RTC Oscillator Time to Start			1	2	sec
R <sub>BKCHG</sub>	RTC Backup Capacitor Charge Current-Limiting Resistor		350		850	Ω

<sup>9.</sup> These parameters are guaranteed by design and are not tested.

 <sup>10.</sup> From either V<sub>RTCcap</sub> or V<sub></sub>




## **AC Switching Characteristics**

Parar	meters		25	ns	45	ns	
Cypress Parameters	Alt Parameters	Description	Min	Max	Min	Max	Unit
SRAM Read Cycl	e			•			
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		45	ns
t <sub>RC</sub> <sup>[12]</sup>	t <sub>RC</sub>	Read Cycle Time	25		45		ns
t <sub>AA</sub> <sup>[13]</sup>	t <sub>AA</sub>	Address Access Time		25		45	ns
tnoe	t <sub>OE</sub>	Output Enable to Data Valid		12		20	ns
t <sub>OHA</sub> <sup>[13]</sup>	t <sub>OH</sub>	Output Hold After Address Change	3		3		ns
t <sub>1.7CF</sub> [9, 14]	t <sub>LZ</sub>	Chip Enable to Output Active	3		3		ns
t <sub>HZCE</sub> [9, 14]	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		15	ns
t <sub>LZOE</sub> [9, 14]	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		ns
t <sub>HZOE</sub> [9, 14]	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		15	ns
t <sub>PU</sub> <sup>[9]</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		ns
t <sub>PD</sub> <sup>[9]</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		45	ns
SRAM Write Cycl	le			1	1	I	ı
t <sub>WC</sub>	t <sub>WC</sub>	Write Cycle Time	25		45		ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write Pulse Width	20		30		ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip Enable To End of Write	20		30		ns
t <sub>SD</sub>	t <sub>DW</sub>	Data Setup to End of Write	10		15		ns
t <sub>HD</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		ns
t <sub>AW</sub>	t <sub>AW</sub>	Address Setup to End of Write	20		30		ns
t <sub>SA</sub>	t <sub>AS</sub>	Address Setup to Start of Write	0		0		ns
t <sub>HA</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		ns
t <sub>HZWE</sub> [9, 14, 15]	t <sub>WZ</sub>	Write Enable to Output Disable		10		15	ns
t <sub>LZWE</sub> [9, 14]	t <sub>OW</sub>	Output Active after End of Write	3		3		ns

## **Switching Waveforms**

Figure 7. SRAM Read Cycle #1: Address Controlled [12, 13, 16]



- Notes

  12. WE must be HIGH during SRAM read cycles.

  13. Device is continuously selected with CE and OE LOW.

  14. Measured ±200 mV from steady state output voltage.

  15. If WE is low when CE goes low, the outputs remain in the high impedance state.

  16. HSB must remain HIGH during Read and Write cycles.






Figure 8. SRAM Read Cycle #2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [12, 16]

Figure 9. SRAM Write Cycle #1: WE Controlled [15, 16, 17]





Figure 10. SRAM Write Cycle #2: CE Controlled [15, 16, 17]



Note 17.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be ≥V<sub>IH</sub> during address transitions.




## **AutoStore/Power Up RECALL**

Parameters	Description	Min	Max	Unit
t <sub>HRECALL</sub> [18]	Power Up RECALL Duration		20	ms
t <sub>STORE</sub> [19]	STORE Cycle Duration		8	ms
t <sub>DELAY</sub> [20]	Time Allowed to Complete SRAM Write Cycle		25	ns
V <sub>SWITCH</sub>	Low Voltage Trigger Level		2.65	V
t <sub>VCCRISE</sub> [9]	VCC Rise Time	150		μs
V <sub>HDIS</sub> <sup>[9]</sup>	HSB Output Disable Voltage		1.9	V
t <sub>LZHSB</sub> <sup>[9]</sup>	HSB To Output Active Time		5	μs
t <sub>HHHD</sub> [9]	HSB High Active Time		500	ns

## **Switching Waveforms**

Figure 11. AutoStore or Power Up RECALL [21]



<sup>18.</sup> t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
19. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place

 <sup>20.</sup> On a Hardware Store and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
 21. Read and Write cycles are ignored during STORE, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
 22. HSB pin is driven HIGH to V<sub>CC</sub> only by internal 100 kΩ resistor, HSB driver is disabled.



## **Software Controlled STORE/RECALL Cycle**

Parameters <sup>[23, 24]</sup>	Description	25	25 ns		45 ns	
raiailleteis.	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		45		ns
t <sub>SA</sub>	Address Setup Time	0		0		ns
t <sub>CW</sub>	Clock Pulse Width	20		30		ns
t <sub>HA</sub>	Address Hold Time	0		0		ns
t <sub>RECALL</sub>	RECALL Duration		200		200	μs
t <sub>SS</sub> [25, 26]	Soft Sequence Processing Time		100		100	μs

## **Switching Waveforms**

Figure 12. CE & OE Controlled Software STORE/RECALL Cycle [24]





Figure 13. AutoStore Enable/Disable Cycle



#### Notes

- 23. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
- 24. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.
- 25. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
- 26. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 27. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{DELAY}$  time.




## **Hardware STORE Cycle**

Parameters	Description	Min	Max	Unit
t <sub>DHSB</sub>	HSB To Output Active Time when write latch not set		25	ns
t <sub>PHSB</sub>	Hardware STORE Pulse Width	15		ns

## **Switching Waveforms**

Figure 14. Hardware STORE Cycle<sup>[19]</sup>

## Write latch set



## Write latch not set





Figure 15. Soft Sequence Processing<sup>[25, 26]</sup>





## **Truth Table For SRAM Operations**


HSB must remain HIGH for SRAM operations.

**Table 5. Truth Table** 

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	X	Х	High Z	Deselect/Power Down	Standby
L	Н	L	Data Out (DQ <sub>0</sub> -DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output Disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

## **Part Numbering Nomenclature**

## CY 14 B 256 K A -SP 25 X I T





## **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B256KA-SP25XIT	51-85061	48-pin SSOP	Industrial
	CY14B256KA-SP25XI			
45	CY14B256KA-SP45XIT			
	CY14B256KA-SP45XI			

All the above parts are Pb-free.



## Package Diagram

Figure 16. 48-Pin SSOP (51-85061)



51-85061 \*C



## **Document History Page**

Document Title: CY14B256KA 256 Kbit (32K x 8) nvSRAM with Real Time Clock Document Number: 001-55720						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	2763469	GVCH	09/14/09	New Datasheet		
*A	2829117	GVCH	12/16/09	Added data retention and endurance table Updated STORE cycles to QuantumTrap from 200K to 1 Million Updated $I_{BAK}$ RTC backup current spec unit from nA to $\mu$ A Added Contents. Moved to external web		

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at <a href="https://www.cypress.com/sales">www.cypress.com/sales</a>.

## **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-55720 Rev. \*A

Revised December 08, 2009

Page 26 of 26