

June 2009

# FAN73932 Half-Bridge Gate Drive IC

## **Features**

- Floating Channel for Bootstrap Operation to +600V
- Typically 2.0A/2.0A Sourcing/Sinking Current Driving Capability
- Extended Allowable Negative V<sub>S</sub> Swing to -9.8V for Signal Propagation at V<sub>BS</sub>=15V
- High-Side Output in Phase of IN Input Signal
- 3.3V and 5V Input Logic Compatible
- Matched Propagation Delay for Both Channels
- Cycle-by-Cycle Edge-Triggered Shutdown Function
- Built-in UVLO Functions for Both Channels
- Built-in Common-Mode dv/dt Noise Canceling Circuit
- Internal 400ns Minimum Dead-Time

## **Applications**

- High-Speed Power MOSFET and IGBT Gate Driver
- Induction Heating
- High-Power DC-DC Converter
- Synchronous Step-Down Converter
- Motor Drive Inverter

## Description

The FAN73932 is a half-bridge, gate-drive IC with shutdown and dead-time functions which can drive high-speed MOSFETs and IGBTs that operate up to +600V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to  $V_S$ =-9.8V (typical) for  $V_{RS}$ =15V.

The UVLO circuit prevents malfunction when  $V_{DD}$  and  $V_{BS}$  are lower than the specified threshold voltage.

The high-current and low-output voltage drop feature makes this device suitable for all kinds of half- and full-bridge inverters, like motor drive inverter, switching mode power supply, induction heating, and high-power DC-DC converter applications.

8-SOP




## **Ordering Information**

Part Number	Package	Operating Temperature Range	© Eco Status	Packing Method
FAN73932M	8-SOP	-40°C to +125°C	RoHS	Tube
FAN73932MX	6-SOP	-40 C t0 +125 C	KUNS	Tape & Reel



For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs\_green.html.

# **Typical Application Diagrams**



**Figure 1. Typical Application Circuit** 

# **Internal Block Diagram**




Figure 2. Functional Block Diagram

# **Pin Configuration**




Figure 3. Pin Configuration (Top View)

## **Pin Definitions**

Pin #	Name	Description
1	IN	Logic Input for High-Side and Low-Side Gate Driver Output, In-Phase with HO
2	SD	Logic Input for Shutdown
3	COM	Ground
4	LO	Low-Side Driver Return
5	V <sub>DD</sub>	Supply Voltage
6	V <sub>S</sub>	High-Voltage Floating Supply Return
7	НО	High-Side Driver Output
8	V <sub>B</sub>	High-Side Floating Supply

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A=25^{\circ}C$  unless otherwise specified.

Symbol	Characteristics	Min.	Max.	Unit
V <sub>B</sub>	High-Side Floating Supply Voltage	-0.3	625.0	V
V <sub>S</sub>	High-Side Floating Offset Voltage	V <sub>B</sub> -25.0	V <sub>B</sub> +0.3	V
V <sub>HO</sub>	High-Side Floating Output Voltage	V <sub>S</sub> -0.3	V <sub>B</sub> +0.3	V
V <sub>LO</sub>	Low-Side Output Voltage	-0.3	V <sub>DD</sub> +0.3	V
$V_{DD}$	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
V <sub>IN</sub>	Logic Input Voltage (IN)	-0.3	V <sub>DD</sub> +0.3	V
V <sub>SD</sub>	Logic Input Voltage (SD)	-0.3	5.5	V
COM	Logic Ground and Low-Side Driver Return	V <sub>DD</sub> -25.0	V <sub>DD</sub> +0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate		± 50	V/ns
P <sub>D</sub>	Power Dissipation <sup>(1, 2, 3)</sup>		0.625	W
$\theta_{\sf JA}$	Thermal Resistance		200	°C/W
T <sub>J</sub>	Junction Temperature		+150	°C
T <sub>STG</sub>	Storage Temperature	-55	+150	°C

#### Notes:

- 1. Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- 2. Refer to the following standards:
  - JESD51-2: Integral circuits thermal test method environmental conditions natural convection;
  - JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages
- 3. Do not exceed P<sub>D</sub> under any circumstances.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>B</sub>	High-Side Floating Supply Voltage	V <sub>S</sub> +10	V <sub>S</sub> +20	V
V <sub>S</sub>	High-Side Floating Supply Offset Voltage	6-V <sub>DD</sub>	600	V
V <sub>HO</sub>	High-Side Output Voltage	V <sub>S</sub>	$V_{B}$	V
$V_{DD}$	Low-Side and Logic Fixed Supply Voltage	10	20	V
$V_{LO}$	Low-Side Output Voltage	COM	V <sub>DD</sub>	V
V <sub>IN</sub>	Logic Input Voltage (IN)	COM	$V_{DD}$	V
V <sub>SD</sub>	Logic Input Voltage (SD)(4)	COM	5	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C

### Note:

4. Shutdown (SD) input is internally clamped with 5.2V.

## **Electrical Characteristics**

 $V_{BIAS}(V_{DD},\ V_{BS})$ =15.0V, COM=0V, and  $T_A$  = 25°C, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to COM and are applicable to the respective input leads: IN and  $\overline{SD}$ . The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
POWER S	SUPPLY SECTION		I	I		I
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> =0V, SD=5V		320	700	μА
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> =0V or 5V, SD=5V		50	120	μΑ
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> =20KHz, No Load, SD=5V		700	1300	μА
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	C <sub>L</sub> =1nF, f <sub>IN</sub> =20KHz, rms, SD=5V		420	800	μΑ
I <sub>SD</sub>	Shutdown mode Supply Current	SD=0V, SD=5V		400	800	μΑ
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B</sub> =V <sub>S</sub> =600V			10	μА
BOOTST	RAPPED SUPPLY SECTION		I.			1
V <sub>DDUV+</sub> V <sub>BSUV+</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Positive Going Threshold Voltage	V <sub>DD</sub> =V <sub>BS</sub> =Sweep	8	9	10	V
V <sub>DDUV</sub> - V <sub>BSUV</sub> -	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Negative Going Threshold Voltage	V <sub>DD</sub> =V <sub>BS</sub> =Sweep	7.4	8.4	9.4	V
V <sub>DDUVH</sub> - V <sub>BSUVH</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under-Voltage Lockout Hysteresis Voltage			0.6		V
INPUT LO	OGIC SECTION			1		
V <sub>IH</sub>	Logic "1" Input Voltage for HO & Logic "0" for LO		2.5			V
V <sub>IL</sub>	Logic "0" Input Voltage for HO & Logic "1" for LO				0.8	V
I <sub>IN+</sub>	Logic Input High Bias Current	V <sub>IN</sub> =5V, SD=0V		25	60	μА
I <sub>IN-</sub>	Logic Input Low Bias Current $V_{IN}$ =0V, $\overline{SD}$ =5V				3	μΑ
R <sub>IN</sub>	Logic Input Pull-Down Resistance	7		200		ΚΩ
V <sub>SDCLAMP</sub>	Shutdown (SD) Input Clamping Voltage			5.0	5.5	V
SD+	Shutdown (SD) input Positive-Going Threshold		2.5			V
SD-	Shutdown (SD) input Negative-Going Threshold	2			0.8	V
R <sub>PSD</sub>	Shutdown (SD) Input Pull-Up Resistance			200		ΚΩ
GATE DR	RIVER OUTPUT SECTION					
V <sub>OH</sub>	High-level Output Voltage (V <sub>BIAS</sub> - V <sub>O</sub> ) No Load				1.5	V
V <sub>OL</sub>	Low-level Output Voltage	No Load			100	mV
I <sub>O+</sub>	Output High, Short-Circuit Pulsed Current <sup>(5)</sup>	V <sub>HO</sub> =0V, V <sub>IN</sub> =5V, PW ≤10μs	1.5	2.0		Α
I <sub>O-</sub>	Output Low, Short-Circuit Pulsed Current <sup>(5)</sup> V <sub>HO</sub> =15V,V <sub>IN</sub> =0V, PW ≤10µs		1.5	2.0		Α
V <sub>S</sub>	Allowable Negative V <sub>S</sub> Pin Voltage for IN Signal Propagation to HO			-9.8	-7.0	V

## Note:

5 These parameters guaranteed by design.

# **Dynamic Electrical Characteristics**


 $\label{eq:Vblass} V_{BIAS}(V_{DD},\,V_{BS}) = 15.0V,\,COM = 0V,\,C_L = 1000pF,\,and\,T_A = 25^{\circ}C,\,unless\,otherwise\,specified.$ 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>ON</sub>	Turn-On Propagation Delay Time <sup>(6)</sup>	V <sub>S</sub> =0V		600	850	ns
t <sub>OFF</sub>	Turn-Off Propagation Delay Time	V <sub>S</sub> =0V		200	350	ns
t <sub>SD</sub>	Shutdown Propagation Delay Time			140	220	ns
Mt <sub>ON</sub>	Delay Matching, HO and LO Turn-On			0	50	ns
Mt <sub>OFF</sub>	Delay Matching, HO and LO Turn-Off			0	50	ns
t <sub>R</sub>	Turn-On Rise Time	V <sub>S</sub> =0V		25	50	ns
t <sub>F</sub>	Turn-Off Fall Time	V <sub>S</sub> =0V		20	35	ns
DT	Dead-Time: LO Turn-Off to HO Turn-On and HO Turn-Off to LO Turn-On		300	400	500	ns
MDT	Dead-time matching= DT <sub>LO-HO</sub> - DT <sub>HO-LO</sub>			0	50	ns

## Note:

6. The turn-on propagation delay time included dead-time.


# **Typical Characteristics**



280 240 200 t<sub>orr</sub> [ns] 160 120 80 -40 -20 0 20 40 60 80 100 Temperature [°C]

Figure 4. Turn-On Propagation Delay vs. Temperature

Figure 5. Turn-Off Propagation Delay vs. Temperature







Figure 7. Turn-Off Fall Time

vs. Temperature

Figure 6. Turn-On Rise Time vs. Temperature







Figure 8. Turn-On Delay Matching vs. Temperature

Figure 9. Turn-Off Delay Matching vs. Temperature

## Typical Characteristics (Continued)







Figure 10. Dead-Time vs. Temperature

Figure 11. Shutdown Propagation Delay vs. Temperature







Figure 12. Quiescent V<sub>DD</sub> Supply Current vs. Temperature

Figure 13. Quiescent V<sub>BS</sub> Supply Current vs. Temperature







Figure 14. Operating V<sub>DD</sub> Supply Current vs. Temperature

Figure 15. Operating V<sub>BS</sub> Supply Current vs. Temperature

## Typical Characteristics (Continued)







Figure 16. V<sub>DD</sub> UVLO+ vs. Temperature

Figure 17.  $V_{DD}$  UVLO- vs. Temperature






Figure 18. V<sub>BS</sub> UVLO+ vs. Temperature

Figure 19. V<sub>BS</sub> UVLO- vs. Temperature




Figure 20. High-Level Output Voltage vs. Temperature





Figure 21. Low-Level Output Voltage vs. Temperature

# Typical Characteristics (Continued)







Figure 22. Logic High Input Voltage vs. Temperature

Figure 23. Logic Low Input Voltage vs. Temperature






Figure 24. Logic Input High Bias Current vs. Temperature

Figure 25. Allowable Negative V<sub>S</sub> Voltage vs. Temperature

# **Switching Time Definitions**




Figure 26. Switching Time Test Circuit




Figure 27. Input/Output Timing Diagram




Figure 28. Switching Time Waveform Definition




Figure 29. Shutdown Waveform Definition




Figure 30. Dead-Time Waveform Definition




Figure 31. Delay Matching Waveform Definition

## **Mechanical Dimensions**




Figure 32. 8-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™

CROSSVOL7™ Green FPS™ e-Series™ CTL™  $Gmax^{TM}$ Current Transfer Logic™ EcoSPARK® GTO™

EfficentMa×™ EZSWITCH™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™

FACT® FAST® Fast∨Core™

FETBench™ FlashWriter®\* FPS™

FRFET®

Global Power Resource<sup>SM</sup> Green FPS™

IntelliMAX™ ISOPLANAR™ MegaBuck™ MIČROCOUPLER™

MicroFET™ MicroPak™ MillerDrive™ MotionMa×™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ OFFT\*

OSTM. Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SmartMax™ SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8 SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM ® GENERAL

The Power Franchise®



TinyBoost\*\* TinyBuck™ TinyLogic® TINYOPTO" TinyPower™ TinvPVVM™ TinyWire™ TriFault Detect™ TRUECURRENT"\*\* µSerDes™

UHC® Ultra FRFET™ UniFET™ VCX<sup>TM</sup> VisualMax™ XSTM

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customer's to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

### Definition of Terms

Product Status	Definition		
Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		
	Formative / In Design First Production Full Production		

Rev. 140