16-bit Microcontroller

CMOS

F²MC-16LX MB90960 Series

MB90F962(S)/V340E-101/V340E-102

■ DESCRIPTION

The MB90960-series is a 16-bit general-purpose microcontroller. Fujitsu now offers on-chip Flash-ROM program memory up to 64 Kbytes.

The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The unit features a 4 channel input capture unit, 1 channel 16-bit free-run timer, 2-channel LIN-UART, and 16-channel 8/10-bit A/D converter as the peripheral resource.

Note: F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

- Built-in PLL clock frequency multiplying circuit
- Machine clock (PLL clock) selectable from frequency division by 2 of oscillation clock or 1 to 6-multiplied oscillation clock (4 MHz to 24 MHz when oscillation clock is 4 MHz).
- Sub clock operation: Up to 50 kHz (devices without S-suffix only)
- Minimum instruction execution time: 42 ns (4 MHz oscillation clock and 6-multiplied PLL clock).

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



Instruction system optimized controllers

- 16 Mbytes CPU memory space : Internal 24-bit addressing
- Various data types (bit, byte, word, and long word)
- Various addressing modes (23 types)
- Enhanced signed instructions of multiplication/division and RETI
- Enhanced high-accuracy operations by 32-bit accumulator

• Instruction system for high-level language (C language) / multitask

- System stack pointer
- · Enhanced pointer indirect instructions
- · Barrel shift instructions

• Higher execution speed

• 4-byte instruction queue

• Powerful interrupt function

- Powerful interrupt function with 8 levels and 34 factors
- Corresponds to 8-channel external interrupt

• CPU-independent automatic data transfer function

• Expanded intelligent I/O service function (El2OS) : Maximum 16 channels

• Low-power consumption mode

· Clock mode

PLL clock mode (a PLL clock that is a multiple of the oscillation clock is used to operate the CPU and peripheral functions.)

Main clock mode (the main clock, with the oscillation clock frequency divided by 2 is used to operate the CPU and peripheral functions.)

Sub clock mode (the sub clock is used to operate the CPU and peripheral functions.)

Standby mode

Sleep mode (stops the operation clock to the CPU.)

Watch mode (operates the sub clock and watch timer only.)

Time-base timer mode (operates the oscillation clock, sub clock, time-base timer and watch timer only.)

Stop mode (stops the operates the oscillation clock and sub clock.)

CPU intermittent operation mode

• I/O port

- General-purpose input/output ports (CMOS output)
 - 34 ports (products without S-suffix)
 - 36 ports (products with S-suffix)

• Sub clock pin (X0A, X1A)

- Yes: (external oscillator used), products without S-suffix
- No : products with S-suffix

Timer

- Time-base timer, watch timer (products without S-suffix), watchdog timer: 1 channel
- 8/16-bit PPG timer : 8-bit \times 4 channels or 16-bit \times 2 channels
- 16-bit reload timer: 2 channels
- 16- bit input/output timer
 - 16-bit free-run timer : 1 channel
 - 16- bit input capture (ICU) : 4 channels

(Continued)

• LIN-UART (LIN/SCI) : Maximum 2 channels

- Full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transfer

• DTP/External interrupt : 8 channels

• Module for activation of expanded intelligent I/O service (El²OS) and generation of external interrupt by external input.

• Delayed interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter : 16 channels

- 8-bit and 10-bit resolution.
- Start by external trigger input.
- Conversion time: 3 µs (frequency, including sampling time at 24 MHz machine clock)

Program patch function

• Detects address match for 6 address pointers.

• Changeable port input voltage level

• Automotive input level/CMOS Schmitt input level (initial value in single-chip mode is Automotive level).

■ PRODUCT LINEUP

Part number	MB90F962	MB90F962S	MB90V340E-101	MB90V340E-102	
Parameter	WID501 502	WID501 5025	WID50V540L-101	WID50 V 540L-102	
Туре	Flash mem	ory product	Evaluation product		
CPU		F ² MC-16	SLX CPU		
System clock		$(\times 1, \times 2, \times 3, \times 4, \times 4)$ execution time : 42 ns			
ROM	Flash memory 64 Kbytes (60 Kbytes	+ 4 Kbytes Sectors)	Exte	ernal	
RAM capacitance	3 Kb	oytes	30 K	bytes	
Power supply for emulator*1	_	_	Y	es	
Sub clock pin (X0A, X1A)	Yes	N	0	Yes	
Operating voltage range	3.5 V to 5.5 V : at nor (not using A/D conve- flash programming) 4.0 V to 5.5 V : at nor	erter and not doing	5 V ±	5 V ± 10%	
Operating temperature range	– 40 °C to	+ 125°C *2	_		
Package	LQFF	P-48P	PGA-299C		
	2 cha	innels	5 cha	ınnels	
LIN-UART	Special synchronous	ate settings using a de options for adapting to cither as master o	o different synchronou	s serial protocols	
0/10 hit	16 cha	annels	24 cha	annels	
8/10-bit A/D Converter	10-bit or 8-bit resoluti Conversion time: Min	ion . 3 μs includes sample	e time (per one channe	el)	
	2 cha	nnels	4 channels		
16-bit Reload Timer	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequen Supports External Event Count function				
	1 cha	annel	4 cha	ınnels	
16-bit I/O Timer	Signals an interrupt when overflowing. Operating clock frequency: fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)				
	4 cha	innels	6 cha	innels	
16-bit Input Capture	Maintains I/O timer va	alue by pin input (rising upt	g edge, falling edge, o	or both edge),	


Part number Parameter	MB90F962	MB90F962S	MB90V340E-101	MB90V340E-102			
8/16-bit PPG timer	8-bit reload 8-bit reload "L" pulse 8-bit reload "H" pulse Supports 8-bit and A pair of 8-bit reloa 8-bit prescaler + 8-	d counters can be o	sunters \times 4 gisters for dth \times 4 gisters for gisters for "H" pulse width \times 16 gisters for "H" pulse w				
	@ fosc = 4 MHz		= Oscillation clock free	·			
	8 channels						
External Interrupts	starting up by "H"/"L" I (EI2OS) and DMA.	evel input, external					
Corresponding evaluation product	MB90V340E-102	MB90V340E-101	_				

^{*1 :} It is setting of Jumper switch (TOOL Vcc) when emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for the details.

^{*2 :} If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.

■ PIN ASSIGNMENT

• MB90F962(S)



■ PIN DESCRIPTION

Pin No.	D:	0' ''		
LQFP-48P*	Pin name	Circuit type	Function	
1	AVcc	I	Vcc power input pin for analog circuit.	
2	AVR	_	Power (Vref+) input pin for A/D converter. AVR should not exceed Vcc.	
3 to 8	P60 to P65	Ш	General-purpose I/O ports.	
3 10 6	AN0 to AN5	Н	Analog input pins for A/D converter.	
	P66, P67		General-purpose I/O ports.	
9, 10	AN6, AN7	Н	Analog input pins for A/D converter.	
0, 10	PPGC (D) , PPGE (F)		Output pins for PPG.	
	P80		General-purpose I/O port.	
11	ADTG	F	Trigger input pin for A/D converter.	
	INT12R		External interrupt request input pin for INT12R.	
12 to 14	P50 to P52	Н	General-purpose I/O ports (I/O circuit type of P50 is different from that of MB90V340E) .	
	AN8 to AN10		Analog input pins for A/D converter.	
	P53		General-purpose I/O port.	
15	AN11	Н	Analog input pin for A/D converter.	
	TIN3		Event input pin for reload timer 3.	
	P54		General-purpose I/O port.	
16	AN12	Н	Analog input pin for A/D converter.	
10	ТОТ3	П	Output pin for reload timer 3.	
	INT8		External interrupt request input pin for INT8.	
	P55 to P57		General-purpose I/O ports.	
17 to 19	AN13 to AN15	Н	Analog input pins for A/D converter.	
	INT10, INT11, INT13		External interrupt request input pins for INT10, INT11, INT13.	
20	MD2	D	Input pin for selecting operation mode.	
21, 22	MD1, MD0	С	Input pins for selecting operation mode.	
23	RST	E	Reset input.	
24	Vcc		Power input pin (3.5 V to 5.5 V) .	
25	Vss	_	Power input pin (0 V) .	
26	С	ı	Capacity pin for stabilizing power supply. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.	
27	X0	٨	Oscillation input pin.	
28	X1	Α	Oscillation output pin.	

Pin No.	D'	0::			
LQFP-48P*	Pin name	Circuit type	Function		
29 to 32	P27 to P24	G	General-purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
	IN3 to IN0		Event input pins for input capture 0 to 3.		
33, 34	P23, P22	G	General-purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		
	PPGF (E) , PPGD (C)		Output pins for PPG.		
35, 36	P21, P20	G	General-purpose I/O ports. The register can be set to select whether to use a pull-up resistence. This function is enabled in single-chip mode.		
37	P85	K	General-purpose I/O port.		
37	SIN1		Serial data input pin for LIN-UART1.		
38	P87	- F	General-purpose I/O port.		
36	SCK1	- F	Clock I/O pin for LIN-UART1.		
39 P86		- F	General-purpose I/O port.		
39	SOT1		Serial data output pin for LIN-UART1.		
40	P43	F	General-purpose I/O port.		
41	P42	- F	General-purpose I/O port.		
41	INT9R] '	External interrupt request input pin for INT9R.		
	P83		General-purpose I/O port.		
42	SOT0	F	Serial data output pin for LIN-UART0.		
	TOT2		Output pin for reload timer 2		
	P84		General-purpose I/O port.		
43	SCK0	F	Clock I/O pin for LIN-UART0.		
	INT15R		External interrupt request input pin for INT15R.		
	P82		General-purpose I/O port.		
44	SIN0	K	Serial data input pin for LIN-UART0.		
INT14R		- N	External interrupt request input pin for INT14R.		
	TIN2		Event input pin for reload timer 2.		
45	P44	F	General-purpose I/O port (I/O circuit type of P44 is different from that of MB90V340E) .		
	FRCK0		Free-run timer 0 clock input pin.		


Pin No.	Pin name	Circuit type	Function	
LQFP-48P*			i diletton	
	P40, P41	F	General-purpose I/O ports. (products with S-suffix and MB90V340E-101)	
46, 47	X0A, X1A	В	X0A: Oscillation input pin for sub clock X1A: Oscillation output pin for sub clock (products without S-suffix and MB90V340E-102)	
48	AVss	I	Vss power input pin for analog circuit.	

^{*:} FPT-48P-M26

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 Xout X0 Standby control signal	Oscillation circuit High-speed oscillation feedback resistor = approx. 1 $M\Omega$
В	X1A Xout XOA Standby control signal	Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 $M\Omega$
С	R CMOS Hysteresis inputs	CMOS input
D	Pull-down resistor	CMOS input No Pull-down
Е	Pull-up resistor R CMOS Hysteresis inputs	CMOS hysteresis input Pull-up resistor value : approx. 50 kΩ

Туре	Circuit	Remarks
F	P-ch Pout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis input (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function)
G	Pull-up control P-ch P-ch Pout N-ch Nout R Automotive input Standby control for input shutdown	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis input (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ
Н	P-ch Nout Nout R CMOS hysteresis input Automotive input Standby control for input shutdown A/D analog input	 CMOS level output (loL = 4 mA, loH = − 4 mA) CMOS hysteresis input (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input



■ HANDLING DEVICES

Special care is required for the following when handling the device :

- · Preventing latch-up
- Treatment of unused pins
- Using external clock
- · Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- · Crystal oscillator circuit
- Turning-on sequence of power supply to A/D converter and analog inputs
- Connection of unused pins of A/D converter
- · Notes on energization
- Stabilization of power supply voltage
- Initialization
- Correspondence with +105 °C or more

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

When used, note that maximum rated voltage is not exceeded.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVR) exceed the digital power-supply voltage.


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch-up and possible permanent damage of the device. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than $2 \text{ k}\Omega$.

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 (X0A) pin and leave X1 (X1A) pin open.




4. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

5. Power supply pins (Vcc/Vss)

- If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected the inside of the device to prevent such malfunctioning as latch-up.
 - To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and to keep the recommended DC characteristics specified as the total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.
- Connect Vcc and Vss to the device from the power supply source with lowest possible impedance.
- It is recommended to connect a capacitor of about 0.1 μ F as a bypass capacitor between Vcc and Vss in the vicinity of Vcc and Vss pins of the device.



6. Pull-up/down resistors

The MB90960 series does not support internal pull-up/down resistors (except Port 2 : programmable pull-up resistors) . Use pull-up/down handling where needed.

7. Crystal oscillator circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits. It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

8. Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply (AV $_{\rm CC}$, AVR) and analog inputs (AN0 to AN15) after turning-on the digital power supply (V $_{\rm CC}$). Turn-off the digital power supply after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVR or AV $_{\rm CC}$ (turning on/off the analog and digital power supplies simultaneously is acceptable).

9. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVR = Vss.

10. Notes on energization

To prevent malfunction of the internal voltage regulator , supply voltage profile while turning on the power supply should be slower than 50 μ s (0.2 V to 2.7 V) .

11. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation assurance range of the $V_{\rm CC}$ power supply voltage, a malfunction may occur. The $V_{\rm CC}$ power supply voltage must therefore be stabilized. As stabilization guide lines, stabilize the power supply voltage so that $V_{\rm CC}$ ripple fluctuations (peak to peak value) in the commercial frequencies (50 Hz/60 Hz) fall within 10% of the standard $V_{\rm CC}$ power supply voltage and the transient fluctuation rate becomes 0.1 V/ms or less in instantaneous fluctuation for power supply switching.

12. Initialization


In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.


13. Correspondence with +105 °C or more

If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.


■ BLOCK DIAGRAMS

• MB90V340E-101/V340E-102





■ MEMORY MAP



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referred without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000 $_{\rm H}$ and FFFFFH is visible in bank 00, while the image between FF0000 $_{\rm H}$ and FF7FFFH is visible only in bank FF.

■ I/O MAP

Address	Register	Abbreviation	Access	Resource name	Initial value		
000000н, 000001н		Reserved					
000002н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB		
000003н		Reserved	d				
000004н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB		
000005н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXX		
000006н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB		
000007н		Reserved	d				
000008н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB		
000009н, 00000 A н		Reserved	d				
00000Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111В		
00000Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 _B		
00000Дн		Reserved	d				
00000Ен	Input Level Select Register 0	ILSR0	R/W	Port 2, 4, 5, 6	X000X0XXB		
00000Fн	Input Level Select Register 1	ILSR1	R/W	Port 8	XXXXXXX0 _B		
0000010н, 000011н		Reserved	d				
000012н	Port 2 Direction Register	DDR2	R/W	Port 2	0000000В		
000013н		Reserved	t				
000014н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХХ00000в		
000015н	Port 5 Direction Register	DDR5	R/W	Port 5	0000000В		
000016н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000В		
000017н		Reserved	d				
000018н	Port 8 Direction Register	DDR8	R/W	Port 8	000000X0 _B		
000019н		Reserved	b				
00001Ан	Port A Direction Register	DDRA	W	Port A	XXX00XXX _B		
00001Вн to 00001Dн	Reserved						
00001Ен	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000В		
00001Fн		Reserved	d		•		

Address	Register	Abbreviation	Access	Resource name	Initial value
000020н	Serial Mode Register 0	SMR0	W, R/W		0000000В
000021н	Serial Control Register 0	SCR0	W, R/W		00000000в
000022н	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		0000000В
000023н	Serial Status Register 0	SSR0	R, R/W		00001000в
000024н	Extended Communication Control Register 0	ECCR0	R, W, R/W	LIN-UART0	000000XXB
000025н	Extended Status Control Register 0	ESCR0	R/W		00000100в
000026н	Baud Rate Generator Register 00	BGR00	R/W, R		0000000В
000027н	Baud Rate Generator Register 01	BGR01	R/W, R		0000000В
000028н	Serial Mode Register 1	SMR1	W, R/W		0000000В
000029н	Serial Control Register 1	SCR1	W, R/W	V LIN-UART1	0000000В
00002Ан	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		0000000В
00002Вн	Serial Status Register 1	SSR1	R, R/W		00001000в
00002Сн	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XXB
00002Dн	Extended Status Control Register 1	ESCR1	R/W		00000100в
00002Ен	Baud Rate Generator Register 10	BGR10	R/W, R		0000000В
00002Fн	Baud Rate Generator Register 11	BGR11	R/W, R		0000000В
000030н to 00003Ан		Reserved			
00003Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	0000000В
00003Сн to 000047н		Reserved			
000048н	PPGC Operation Mode Control Register	PPGCC	W, R/W		0Х000ХХ1в
000049н	PPGD Operation Mode Control Register	PPGCD	W, R/W	16-bit PPG C/D	0Х00001в
00004Ан	PPGC/PPGD Count Clock Select Register	PPGCD	R/W	16-DIT PPG C/D	000000Х0в
00004Вн		Reserved			
00004Сн	PPGE Operation Mode Control Register	PPGCE	W, R/W		0Х000ХХ1в
00004Dн	PPGF Operation Mode Control Register	PPGCF	W, R/W	16-bit PPG E/F	0Х00001в
00004Ен	PPGE/PPGF Count Clock Select Register	PPGEF	R/W		000000Х0в
00004Fн		Reserved			

	Address	Register	Abbreviation	Access	Resource name	Initial value
000051+ Imput Capture Edge 0/1 ICE01 RW, R XXXXXXXX 000052+ Imput Capture Control Status 2/3 ICS23 R/W Imput Capture 2/3 00000006 000053+ Imput Capture Edge 2/3 ICS23 R Imput Capture 2/3 XXXXXXXX 000054+ Imput Capture Edge 2/3 ICE23 R Imput Capture 2/3 XXXXXXXX 000064+ Timer Control Status 2 TMCSR2 R/W Imput Capture 2/3 XXXXXXXX 000066+ Timer Control Status 2 TMCSR2 R/W Imput Capture 2/3 XXXXX00008 000066+ Timer Control Status 2 TMCSR2 R/W Imput Capture 2/3 00000000 000067+ Timer Control Status 3 TMCSR3 R/W Imput Capture 2/3 00000000 000068+ A/D Control Status 3 TMCSR3 R/W Imput Capture 2/3 00000000 000068+ A/D Control Status 3 TMCSR3 R/W A/D Control Status 3 0000000 000068+ A/D Control Status 1 ADCR1 R A/D Control Status 3 ADCR1 R 000068+ A/D Control Status 1 ADSR0 R/W R A/D	000050н	Input Capture Control Status 0/1	ICS01	R/W	Input Conturo 0/1	00000000в
Input Capture Edge 2/3 Input Capture Edge 2/3 ICE23 R Input Capture 2/3 XXXXXXX8	000051н	Input Capture Edge 0/1	ICE01	R/W, R	input Capture 0/1	XXX0X0XX _B
	000052н	Input Capture Control Status 2/3	ICS23	R/W	Input Conturo 2/2	00000000в
to 000063H 000063H 000006H Timer Control Status 2 TMCSR2 R/W 16-bit Reload Timer 2 R/W 2000000000 R/XXXX00000 R/W 2XXXX00000 R/W 2XXXX00000 R/W 2XXX0000000000000000000000000000000000	000053н	Input Capture Edge 2/3	ICE23	R	Input Capture 2/3	XXXXXXXX
16-bit Reload Timer	to	Reserved				
000066н Timer Control Status 2 TMCSR2 R/W MW XXXX0000s 000066н Timer Control Status 3 TMCSR3 R/W 16-bit Reload Timer 3 0000000b 000067н Timer Control Status 0 ADCS0 R/W ADCS0 R/W 0000009h 00000000b XXXXX000b 000069н A/D Control Status 1 ADCS1 R/W, W ADCR0 R ADCR0 R 00000000b 0000000b 000060H A/D Data Register 1 ADCR1 R ADCR0 R/W ADCONVERTED STATES 0000000b 0000000b 000060H A/D Converter Setting 0 ADSR1 R/W ADSR1 R/W 0000000b 000000b 000000b 000000b 0000000b 0000000b 000000b 0000	000064н	Timer Control Status 2	TMCSR2	R/W	16-hit Reload Timer 2	0000000В
Timer Control Status 3	000065н	Timer Control Status 2	TMCSR2	R/W	To bit Holoda Tillol 2	XXXX0000 _B
Timer Control Status 3	000066н	Timer Control Status 3	TMCSR3	R/W	16-bit Roload Timor 3	0000000В
000069н	000067н	Timer Control Status 3	TMCSR3	R/W	TO-bit Heload Tilller 3	XXXX0000 _B
00006Ан A/D Data Register 0 ADCR0 R 00006Вн A/D Data Register 1 ADCR1 R 00006Сн A/D Converter Setting 0 ADSR0 R/W 00006Вн A/D Converter Setting 1 ADSR1 R/W 00006Вн Reserved 000000000000000000000000000000000000	000068н	A/D Control Status 0	ADCS0	R/W		000XXXX0 _B
00006BH A/D Data Register 1 ADCR1 R 00006CH A/D Converter Setting 0 ADSR0 R/W 00006DH A/D Converter Setting 1 ADSR1 R/W 00006EH Reserved 000070H ROM Mirror Function Select ROMM W ROM Mirror XXXXXXXX1B 000070H Reserved Reserved Romain Address Match Detection 0 00000000B 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 00000000B 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0B 0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 11111100B 0000A2H Town Control Circuit Reserved Reserved NAMINITION Control Circuit XXXXXXX11B 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXXX11B	000069н	A/D Control Status 1	ADCS1	R/W, W		000000Хв
00006BH A/D Data Register 1 ADCR1 R XXXXXX00B 00006CH A/D Converter Setting 0 ADSR0 R/W 0000000B 00006DH A/D Converter Setting 1 ADSR1 R/W 0000000B 00006EH Reserved ROM Mirror XXXXXXX1B 000070H to Reserved 000070H Address Match Detection 0 000000B 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 0000000B 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0B 0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 111111100B 0000A2H To Reserved Reserved XXXXXX11B 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXXX11B	00006Ан	A/D Data Register 0	ADCR0	R	A/D Converter	0000000В
00006DH A/D Converter Setting 1 ADSR1 R/W 0000000b 00006EH Reserved 00006FH ROM Mirror Function Select ROMM W ROM Mirror XXXXXXX1B 000070H to 00009DH Condition Select Control Register 0 PACSR0 R/W Address Match Detection 0 0000000b 00009EH Address Detect Control Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0b 00004PH Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000b 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 11111100b 0000A2H to 0000A7H Control Circuit Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXXX111s	00006Вн	A/D Data Register 1	ADCR1	R		XXXXXX00 _B
00006EH ROM Mirror Function Select ROMM W ROM Mirror XXXXXXX18 000070H to 00009DH Reserved Reserved Address Match Detection 0 00000000B 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 0000000B 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXX0B 0000A0H Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 111111100B 0000A2H to 0000A7H to 0000A7H Reserved Reserved XXXXXX1118	00006Сн	A/D Converter Setting 0	ADSR0	R/W		0000000В
00006FH to 00009DH ROM Mirror Function Select ROMM W ROM Mirror XXXXXXXX18 00009DH to 00009DH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 0000000B 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0B 0000A0H Control Register Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power Consumption Control Circuit 00011000B 0000A1H to 0000A2H to 0000A7H Clock Selection Register CKSCR R, R/W Low-Power Consumption Control Circuit 111111100B 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	00006Dн	A/D Converter Setting 1	ADSR1	R/W		0000000В
000070H to 00009DH Reserved Reserved Reserved 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 0000000BB 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0B 0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 111111100B 0000A2H to 0000A7H Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	00006Ен		Reserv	/ed		
to 00009DH Reserved 00009EH Address Detect Control Register 0 PACSR0 R/W Address Match Detection 0 00000000B 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module Control Register DIRR W, R/W Low-Power consumption Mode Control Register CKSCR R, R/W Consumption Control Circuit 11111100B 0000A2H to 0000A2H to 0000A7H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	00006Fн	ROM Mirror Function Select	ROMM	W	ROM Mirror	XXXXXXX1 _B
O0009EH Address Detect Control Register 0 PACSR0 H/W Detection 0 000000008 00009FH Delayed Interrupt/Release Register DIRR R/W Delayed Interrupt generation module XXXXXXXX0B 0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Consumption Control Circuit 111111100B 0000A2H to 0000A7H Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	to		Reserv	/ed		
O0009FH Delayed Interrupt/Release Register DIRK H/W generation module XXXXXX0B 0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W Low-Power consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Consumption Control Circuit 111111100B 0000A2H to Reserved 0000A7H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	00009Ен	Address Detect Control Register 0	PACSR0	R/W		0000000В
0000A0H Low-power Consumption Mode Control Register LPMCR W, R/W consumption Control Circuit 00011000B 0000A1H Clock Selection Register CKSCR R, R/W Low-Power consumption Control Circuit 111111100B 0000A2H to 0000A7H Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	00009Fн	Delayed Interrupt/Release Register	DIRR	R/W		XXXXXXX0 _B
0000A1H Clock Selection Register CKSCR R, R/W consumption Control Circuit 11111100B 0000A2H to 0000A7H Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXXX111B	0000А0н		LPMCR	W, R/W	consumption	00011000в
to 0000A7H Reserved 0000A8H Watchdog Timer Control Register WDTC R, W Watchdog Timer XXXXX111B	0000А1н	Clock Selection Register	CKSCR	R, R/W	consumption	11111100в
	to	Reserved				
0000A9н Time-base Timer Control Register TBTC W, R/W Time-base Timer 1XX00100в	0000А8н	Watchdog Timer Control Register	WDTC	R, W	Watchdog Timer	XXXXX111 _B
	0000А9н	Time-base Timer Control Register	TBTC	W, R/W	Time-base Timer	1XX00100 _B

Address	Register	Abbreviation	Access	Resource name	Initial value	
0000ААн	Watch Timer Control Register	WTC	R, R/W	Watch Timer	1Х001000в	
0000ABн to 0000ADн		Reserved				
0000АЕн	Flash Control Status	FMCS	R, R/W	Flash Memory	000Х0000в	
0000АГн		Reserv	ed		I.	
0000В0н	Interrupt Control Register 00	ICR00	W, R/W		00000111в	
0000В1н	Interrupt Control Register 01	ICR01	W, R/W	Interrupt Control	00000111в	
0000В2н	Interrupt Control Register 02	ICR02	W, R/W		00000111в	
0000ВЗн	Interrupt Control Register 03	ICR03	W, R/W		00000111в	
0000В4н	Interrupt Control Register 04	ICR04	W, R/W		00000111в	
0000В5н	Interrupt Control Register 05	ICR05	W, R/W		00000111в	
0000В6н	Interrupt Control Register 06	ICR06	W, R/W		00000111в	
0000В7н	Interrupt Control Register 07	ICR07	W, R/W		00000111в	
0000В8н	Interrupt Control Register 08	ICR08	W, R/W		00000111в	
0000В9н	Interrupt Control Register 09	ICR09	W, R/W		00000111в	
0000ВАн	Interrupt Control Register 10	ICR10	W, R/W		00000111в	
0000ВВн	Interrupt Control Register 11	ICR11	W, R/W		00000111в	
0000ВСн	Interrupt Control Register 12	ICR12	W, R/W		00000111в	
0000ВДн	Interrupt Control Register 13	ICR13	W, R/W		00000111в	
0000ВЕн	Interrupt Control Register 14	ICR14	W, R/W		00000111в	
0000ВFн	Interrupt Control Register 15	ICR15	W, R/W		00000111в	
0000C0н to 0000C9н		Reserv	ed			
0000САн	DTP/External Interrupt Enable 1	ENIR1	R/W		0000000B	
0000СВн	DTP/External Interrupt Source 1	EIRR1	R/W		XXXXXXXXB	
0000ССн	Detection Level Setting 1	ELVR1	R/W	External Interrupt 1	0000000В	
0000СDн	Detection Level Setting 1	ELVR1	R/W		0000000В	
0000СЕн	External Interrupt factor Select	EISSR	R/W		0000000В	
0000СFн	PLL/Sub clock Control Register	PSCCR	W	PLL	XXXX0000B	
0000D0н to 0000FFн	Reserved					

Address	Register	Abbreviation	Access	Resource name	Initial value
007900н to 007917н		Reserve	ed		
007918н	Reload Register LC	PRLLC	R/W		XXXXXXXXB
007919н	Reload Register HC	PRLHC	R/W	16-bit PPG C/D	XXXXXXX
00791Ан	Reload Register LD	PRLLD	R/W	10-bit PPG C/D	XXXXXXX
00791Вн	Reload Register HD	PRLHD	R/W		XXXXXXX
00791Сн	Reload Register LE	PRLLE	R/W		XXXXXXXXB
00791Dн	Reload Register HE	PRLHE	R/W	16-bit PPG E/F	XXXXXXXXB
00791Ен	Reload Register LF	PRLLF	R/W	16-DIL PPG E/F	XXXXXXXXB
00791Fн	Reload Register HF	PRLHF	R/W		XXXXXXXXB
007920н	Input Capture 0	IPCP0	R		XXXXXXXXB
007921н	Input Capture 0	IPCP0	R	Input Capture 0/1	XXXXXXXXB
007922н	Input Capture 1	IPCP1	R	Input Capture 0/1	XXXXXXXX
007923н	Input Capture 1	IPCP1	R		XXXXXXXXB
007924н	Input Capture 2	IPCP2	R	Input Capture 2/3	XXXXXXXX
007925н	Input Capture 2	IPCP2	R		XXXXXXXXB
007926н	Input Capture 3	IPCP3	R		XXXXXXXX
007927н	Input Capture 3	IPCP3	R		XXXXXXXXB
007928н to 00793Fн		Reserve	ed		
007940н	Timer Data 0	TCDT0	R/W		0000000в
007941н	Timer Data 0	TCDT0	R/W	I/O Timer O	0000000В
007942н	Timer Control Status 0	TCCSL0	R/W	I/O Timer 0	0000000В
007943н	Timer Control Status 0	TCCSH0	R/W		0XXXXXXX _B
007944н to 00794Вн		Reserve	ed		
00794Сн	Times O/Delegal O	TMD0/TMDL D0	R/W	16-bit Reload	XXXXXXXXB
00794Dн	Timer 2/Reload 2	TMR2/TMRLR2	R/W	Timer 2	XXXXXXXXB
00794Ен	Times 0/Daland 0	TMDO/TMDL DO	R/W	16-bit Reload	XXXXXXXX
00794Fн	Timer 3/Reload 3	TMR3/TMRLR3	R/W	Timer 3	XXXXXXXXB
007950н to 0079DFн		Reserve	ed		

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0079Е0н	Detect Address Setting 0	PADR0	R/W		XXXXXXXXB
0079Е1н	Detect Address Setting 0	PADR0	R/W		XXXXXXX
0079Е2н	Detect Address Setting 0	PADR0	R/W		XXXXXXXXB
0079ЕЗн	Detect Address Setting 1	PADR1	R/W		XXXXXXXXB
0079Е4н	Detect Address Setting 1	PADR1	R/W	Address Match Detection 0	XXXXXXXXB
0079Е5н	Detect Address Setting 1	PADR1	R/W	Detection	XXXXXXXXB
0079Е6н	Detect Address Setting 2	PADR2	R/W		XXXXXXXXB
0079Е7н	Detect Address Setting 2	PADR2	R/W		XXXXXXXXB
0079Е8н	Detect Address Setting 2	PADR2	R/W		XXXXXXXXB
0079Е9н to 0079ЕFн		Reserve	ed		
0079F0н	Detect Address Setting 3	PADR3	R/W		XXXXXXXX
0079F1н	Detect Address Setting 3	PADR3	R/W		XXXXXXXXB
0079F2н	Detect Address Setting 3	PADR3	R/W		XXXXXXXXB
0079F3н	Detect Address Setting 4	PADR4	R/W		XXXXXXX
0079F4н	Detect Address Setting 4	PADR4	R/W	Address Match Detection 1	XXXXXXX
0079F5н	Detect Address Setting 4	PADR4	R/W	Botootion 1	XXXXXXXXB
0079F6н	Detect Address Setting 5	PADR5	R/W		XXXXXXX
0079F7н	Detect Address Setting 5	PADR5	R/W		XXXXXXXXB
0079F8н	Detect Address Setting 5	PADR5	R/W		XXXXXXX
0079F9н to 007FFFн		Reserve	ed		

Notes: • Initial value of "X" represents unknown value.

• Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results in reading "X".

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS corresponding	Interrup	ot vector		t control ister	
	corresponding	Number	Address	Number	Address	
Reset N #08		#08	FFFFDC⊢	_	_	
INT9 instruction	N	#09	FFFFD8 _H	_	_	
Exception processing	N	#10	FFFFD4 _H	_	_	
Reserved	N	#11	FFFFD0 _H	ICR00	0000В0н	
Reserved	N	#12	FFFFCCH	ICHUU	ООООВОН	
Reserved	N	#13	FFFFC8 _H	ICR01	0000В1н	
Reserved	N	#14	FFFFC4 _H	ICHUI	UUUUD IH	
Reserved	N	#15	FFFFC0 _H	ICR02	0000В2н	
Reserved	N	#16	FFFFBCH	ICHUZ	0000BZH	
Reserved	N	#17	FFFFB8 _H	ICR03	0000ВЗн	
Reserved	N	#18	FFFFB4 _H	ICHUS	UUUUD3H	
16-bit reload timer 2	Y1	#19	FFFFB0 _H	ICR04	0000В4н	
16-bit reload timer 3	eload timer 3 Y1		FFFFAC _H	ICN04	0000Б4н	
Reserved	ed N #21		FFFFA8 _H	ICR05	0000В5н	
Reserved	N	#22	FFFFA4 _H	101103	ООООВЭН	
PPG C/D	N	#23	FFFFA0 _H	ICR06	0000В6н	
PPG E/F	N	#24	FFFF9C _H	ICHU		
Time-base timer	N	#25	FFFF98⊦	ICR07		
External interrupt 8 to 11	Y1	#26	FFFF94 _H	ICHU/		
Watch Timer	N	#27	FFFF90 _H	ICR08	0000В8н	
External interrupt 12 to 15	Y1	#28	FFFF8C _H	ICHUO	ООООВОН	
A/D converter	Y1	#29	FFFF88⊦	ICR09	0000В9н	
I/O timer 0	N	#30	FFFF84 _H	ICHU9	0000БЭН	
Reserved	N	#31	FFFF80 _H	ICR10	0000ВАн	
Reserved	N	#32	FFFF7C _H	ICHIU	UUUUDAH	
Input capture 0 to 3	Y1	#33	FFFF78⊦	ICR11	00000	
leserved N		#34	FFFF74 _H	ionti	0000ВВн	
LIN-UART 0 reception	Y2	#35	FFFF70 _H	ICB10	000000	
LIN-UART 0 transmission	Y1 #36 FFF6C ₁		FFFF6C _H	ICR12	0000ВСн	
LIN-UART 1 reception	Y2	#37	FFFF68⊦	ICD10	000000	
LIN-UART 1 transmission	Y1	#38 FFFF64н		ICR13	0000ВDн	

(Continued)

Interrupt cause	El ² OS corresponding	Interrup	t vector	Interrupt control register			
	corresponding	Number	Address	Number	Address		
Reserved	N	#39	FFFF60⊦	ICR14	0000ВЕн		
Reserved	N	#40	FFFF5C _H	IUN 14	UUUUDEH		
Flash memory	N	#41 FFF58 _H		ICR15	0000BFн		
Delayed interrupt generation module	N	#42	FFFF54 _H	ICHIS	ООООБГН		

Y1: Usable

Y2: Usable, with El2OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

- When 2 peripheral resources share the ICR register, only one can use extended intelligent I/O service at a time.
- When either of the 2 peripheral resources sharing the ICR register specifies extended intelligent I/O service, the other one cannot use interrupts.


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ing	Unit	Remarks	
Farameter	Syllibol	Min	Max	Oilit	neiliaiks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc*2	
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR*2	
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3	
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3	
Maximum clamp current	ICLAMP	-2.0	+2.0	mA	*4	
Total Maximum clamp current	Σ II $_{CLAMP}$ I		40	mA	*4	
"L" level maximum output current	Іоь	_	15	mA	*4	
"L" level average output current	lolav	_	4	mA	*4	
"L" level maximum overall output current	ΣΙοι		125	mA	*4	
"L" level average overall output current	Σlolav	_	40	mA	*4	
"H" level maximum output current	Іон	_	-15	mA	*4	
"H" level average output current	Іонач		-4	mA	*4	
"H" level maximum overall output current	ΣІон	_	-125	mA	*4	
"H" level average overall output current	ΣΙομαν	_	-40	mA	*4	
Power consumption	PD	_	300	mW		
Operating temperature	TA	-40	+105	°C		
Operating temperature	I A	-40	+125	°C	*5	
Storage temperature	Тѕтс	-55	+150	°C		

(Continued)

- *1: This parameter is based on Vss = AVss = 0 V.
- *2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4: Applicable to pins: P20 to P27, P40 to P44, P50 to P57, P60 to P67, P80, P82 to P87
- *5: If used exceeding $T_A = +105$ °C, be sure to contact Fujitsu for reliability limitations.
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Sample recommended circuits :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Value			Unit	Remarks		
Parameter	Syllibol	Min	Тур	Max	Oilit	nemarks		
		4.0	5.0	5.5	V	Under normal operation		
Power supply voltage	Vcc, AVcc	3.5	5.0	5.5	٧	Under normal operation when not using the A/D converter and not Flash programming.		
		3.0	_	5.5	V	Maintains RAM data in stop mode		
Smooth capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or capacitor of better AC characteristics for the C pin. Bypass capacitor at the Vcc pin should be greater than this capacitor.		
Operating temperature	ТА	-40	_	+105	°C			
Operating temperature		-40		+125	°C	*		

 $^{^*}$: If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Ta = -40 °C to +125 °C*1, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Davamatar	Sym-	Pin	Condition		Value		Linit	Domonico	
Parameter	bol	Min Typ Max		Max	Unit	Remarks			
	V _{IHS}	_	_	0.8 Vcc		Vcc + 0.3	٧	Pin inputs if CMOS hysteresis levels are selected (except P82, P85)	
Input "H"		_	_	0.7 Vcc	_	Vcc + 0.3	٧	P82, P85 inputs if CMOS input levels are selected	
voltage	VIHA	_	_	0.8 Vcc	_	Vcc + 0.3	V	Pin inputs if Automotive input levels are selected	
	VIHR	_	_	0.8 Vcc		Vcc + 0.3	٧	RST input pin (CMOS hysteresis)	
	VIHM	_	_	Vcc - 0.3		Vcc + 0.3	V	MD input pin	
	VILS VILA	VILS	_	_	Vss - 0.3	_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected (except P82, P85)
Input "L"		_	_	Vss - 0.3	_	0.3 Vcc	٧	P82, P85 inputs if CMOS input levels are selected	
voltage		_	_	Vss - 0.3	_	0.5 Vcc	٧	Pin inputs if Automotive input levels are selected	
	VILR	_	_	Vss - 0.3	_	0.2 Vcc	٧	RST input pin (CMOS hysteresis)	
	VILM		_	Vss - 0.3	_	Vss + 0.3	V	MD input pin	
Output "H" voltage	Vон	_	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	٧		
Output "L" voltage	Vol	_	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_	_	0.4	٧		
Input leak current	lıL	_	$\begin{aligned} V_{\text{CC}} &= 5.5 \text{ V}, \\ V_{\text{SS}} &< V_{\text{I}} < V_{\text{CC}} \end{aligned}$	-1	_	+ 1	μА		
Pull-up resistance	Rup	P20 to P27, RST	_	25	50	100	kΩ		
Pull-down resistance	RDOWN	MD2		25	50	100	kΩ	Except Flash memory devices	

(Continued)

(Ta = -40 °C to +125 °C*1, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Downston	Sym-	Dim	n Condition		Value	;	11	Damania	
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
			Vcc = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	35	45	mA	MB90F962(S)	
	Icc		Vcc = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	_	50	60	mA	MB90F962(S)	
			Vcc = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	_	50	60	mA	MB90F962(S)	
	Iccs		Vcc = 5.0 V, Internal frequency : 24 MHz, At sleep mode.	_	12	20	mA	MB90F962(S)	
Power supply current*2	Істѕ		Vcc = 5.0 V, Internal frequency : 2 MHz, At main timer mode	_	0.3	0.8	mA	MB90F962(S)	
	ICTSPLL6	Vcc	Vcc = 5.0 V, Internal frequency : 24 MHz, At PLL timer mode, External frequency = 4 MHz	_	4	7	mA	MB90F962(S)	
	Iccl		Vcc = 5.0 V, Internal frequency : 8 kHz, At sub clock operation mode, T _A = +25°C	_	40	100	μА	MB90F962	
	Iccls		$V_{CC} = 5.0 \text{ V},$ Internal frequency : 8 kHz, At sub clock sleep mode, $T_A = +25^{\circ}C$	_	10	50	μА	MB90F962	
	Ісст		$V_{CC} = 5.0 \text{ V},$ Internal frequency : 8 kHz, At watch mode, $T_A = +25^{\circ}\text{C}$	_	8	30	μА	MB90F962	
	Іссн		$V_{CC} = 5.0 \text{ V},$ At stop mode, $T_A = +25^{\circ}\text{C}$	_	5	25	μΑ	MB90F962(S)	
Input capacity	Cin	Other than AVcc, AVss, AVR, Vcc, Vss, C	_	_	5	15	pF		

^{*1 :} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.

^{*2 :} The power supply current is measured with an external clock.


4. AC Characteristics

(1) Clock Timing


(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

D	0	D'-		Value			Domouleo	
Parameter	Symbol	Pin	Min	Тур	Max	Unit	Remarks	
			3		16		1/2 when PLL stops, When using an oscillation circuit	
			4		16		$\begin{array}{l} \text{PLL}\times \textbf{1},\\ \text{When using an oscillation circuit} \end{array}$	
		X0, X1	4		12	MHz	$\begin{array}{c} \text{PLL} \times 2, \\ \text{When using an oscillation circuit} \end{array}$	
		χο, χτ	4		8	IVILIZ	$\begin{array}{c} \text{PLL} \times 3, \\ \text{When using an oscillation circuit} \end{array}$	
			4		6		$\begin{array}{c} \text{PLL} \times \text{4,} \\ \text{When using an oscillation circuit} \end{array}$	
	fc		4		4		$\begin{array}{c} \text{PLL} \times 6, \\ \text{When using an oscillation circuit} \end{array}$	
Clock frequency			3		24		1/2 when PLL stops, When using an external clock	
		X0, X1	4		20	MHz	$\begin{array}{c} PLL \times 1, \\ When \ using \ an \ external \ clock \end{array}$	
			4		12		$\begin{array}{c} PLL \times 2, \\ When \ using \ an \ external \ clock \end{array}$	
			, , , , , ,	4		8	IVII IZ	$\begin{array}{c} PLL \times 3, \\ When \ using \ an \ external \ clock \end{array}$
			4	·	6		PLL × 4, When using an external clock	
			4	·	4		$\begin{array}{c} PLL \times 6, \\ When \ using \ an \ external \ clock \end{array}$	
	fcL	X0A, X1A		32.768	100	kHz		
	tcyL	X0, X1	62.5	_	333	ns	When using an oscillation circuit	
Clock cycle time		X0, X1	41.67	_	333	ns	When using an external clock	
	tcyll	X0A, X1A	10	30.5	_	μs	When using sub clock	
Input clock pulse width	Pwh, Pwl	X0	10	_	_	ns	Duty ratio is about 30% to 70%.	
	Pwhl, Pwll	X0A	5	15.2	_	μs	,	
Input clock rise and fall time	tcn, tcf	X0	—	_	5	ns	When using external clock	
Internal operating clock	fсР		1.5	_	24	MHz	When using main clock	
frequency (machine clock)	fcpl	_		8.192	50	kHz	When using sub clock	
Internal operating clock	t cp		41.67		666	ns	When using main clock	
cycle time (machine clock)	tcpl		20	122.1		μs	When using sub clock	

^{*:} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.




• Guaranteed PLL Operation Range




Guaranteed operation range of MB90960 series

• CS2 (bit 0 in PSCCR register) = 0



• CS2 (bit 0 in PSCCR register) = 1



*: When using a crystal oscillator or a ceramic oscillator, the maximum oscillation clock frequency is 16 MHz.


External clock frequency and Machine clock frequency

(2) Reset Standby Input

(Ta = $-40~^{\circ}C$ to $+125~^{\circ}C^{\star1}$, Vcc = $5.0~V \pm 10\%$, fcp $\leq 24~MHz$, Vss = AVss = 0~V)

Parameter	Parameter Symbol Pin		Value	Unit	Remarks	
raiailletei			Min	Max		Hemarks
Б			500	_	ns	Under normal operation
Reset input time	t RSTL	RST	Oscillation time of oscillator*2 $+ 100 \mu s$	_	ns	In stop mode
			100		μs	In time-base timer mode

- *1: If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.
- *2 : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. With an external clock, the oscillation time is 0 ms.




(3) Power-on Reset


(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = AVss = 0 V)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	FIII	Condition	Min	Max	Offic	Hemaiks	
Power on rise time	t⊓	Vcc		0.05	30	ms		
Power off time toff Vcc		_	1		ms	Due to repetitive operation		

^{*:} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.



Note: If you change the power supply voltage too rapidly, a power-on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



(4) LIN-UART0/1

• Bit setting: ESCR0/1:SCES = 0, ECCR0/1:SCDE = 0


(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = 0 V)


Parameter	Symbol Pin		Condition	Va	Unit	
Parameter	Syllibol	PIII	Condition	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK0, SCK1		5 tcp	_	ns
$SCK \downarrow \; o \; SOT \; delay \; time$	tsLovi	SCK0, SCK1, SOT0, SOT1	Internal shift clock	-50	+50	ns
Valid SIN → SCK ↑	tıvsнı	SCK0, SCK1, SIN0, SIN1	mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tcp + 80	_	ns
$SCK \uparrow \to Valid \; SIN \; hold \; time$	t sнıxı	SCK0, SCK1, SIN0, SIN1		0	_	ns
Serial clock "L" pulse width	tshsl	SCK0, SCK1		3 top - tr	_	ns
Serial clock "H" pulse width	t slsh	SCK0, SCK1		tcp + 10	_	ns
$SCK \downarrow \; o \; SOT \; delay \; time$	tslove	SCK0, SCK1, SOT0, SOT1		_	2 tcp + 60	ns
Valid SIN → SCK ↑	tivshe	SCK0, SCK1, SIN0, SIN1	External shift clock mode output pins are C _L = 80 pF + 1 TTL.	30	_	ns
$SCK \! \uparrow \to Valid SIN hold time$	tsнixe	SCK0, SCK1, SIN0, SIN1	33 p	tcp + 30	_	ns
SCK fall time	t⊧	SCK0, SCK1			10	ns
SCK rise time	tR	SCK0, SCK1			10	ns

^{*:} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.

Notes: • AC characteristic in CLK synchronized mode.

- C_L is load capacity value of pins when testing.
- tcp is internal operating clock cycle time (machine clock) . Refer to "(1) Clock Timing".







• Bit setting: ESCR0/1:SCES = 1, ECCR0/1:SCDE = 0

(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = 0 V)

_		,	25 °C , VCC = 5.0 V ± 1	<u> </u>	alue	
Parameter	Symbol	Pin	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK0, SCK1		5 tcp		ns
SCK ↑ → SOT delay time	t shovi	SCK0, SCK1, SOT0, SOT1	Internal shift clock	-50	+50	ns
Valid SIN → SCK ↓	tıvslı	SCK0, SCK1, SIN0, SIN1	mode output pins are $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	tcp + 80	_	ns
$SCK \downarrow o Valid SIN hold time$	tslixi	SCK0, SCK1, SIN0, SIN1		0	_	ns
Serial clock "H" pulse width	t shsl	SCK0, SCK1		3 tcp - tR	_	ns
Serial clock "L" pulse width	t slsh	SCK0, SCK1		tcp + 10	_	ns
$SCK \! \uparrow o SOT delay time$	t shove	SCK0, SCK1, SOT0, SOT1			2 tcp + 60	ns
Valid SIN → SCK ↓	tivsle	SCK0, SCK1, SIN0, SIN1	External shift clock mode output pins are C _L = 80 pF + 1 TTL.	30	_	ns
$SCK \downarrow \; o \; Valid \; SIN \; hold \; time$	tslixe	SCK0, SCK1, SIN0, SIN1		tcp + 30	_	ns
SCK fall time	tғ	SCK0, SCK1			10	ns
SCK rise time	t⊓	SCK0, SCK1		_	10	ns

 $^{^*}$: If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.






• Bit setting: ESCR0/1:SCES = 0, ECCR0/1:SCDE = 1

(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = 0 V)

Parameter	Symbol Pin		Condition	Value		Unit
Parameter	Symbol	PIII	Condition	Min	Max	Ullit
Serial clock cycle time	tscyc	SCK0,SCK1		5 tcp	_	ns
$SCK \! \uparrow o SOT delay time$	tsнovi	SCK0,SCK1 SOT0,SOT1		-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	tıvsıı	SCK0,SCK1 SIN0,SIN1	Internal clock operation output pins are	tcp + 80		ns
$SCK \downarrow o Valid SIN hold time$	tslixi	SCK0,SCK1 SIN0,SIN1	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
$SOT o \ SCK \downarrow delay\ time$	tsovLi	SCK0,SCK1 SOT0,SOT1		3 tcp - 70		ns

^{*:} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.

Note: tcp is the machine clock cycle time (Unit: ns). Refer to "(1) Clock Timing" rating for tcp.





• Bit setting: ESCR0/1:SCES = 1, ECCR0/1:SCDE = 1

(Ta = -40 °C to +125 °C*, Vcc = 5.0 V \pm 10%, fcp \leq 24 MHz, Vss = 0 V)

Parameter	Parameter Symbol Pin Condition		Condition	Value		Unit
Farameter			Condition	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK0,SCK1		5 tcp	_	ns
$SCK \downarrow \; o \; SOT \; delay \; time$	tslovi	SCK0,SCK1 SOT0,SOT1		-50	+50	ns
Valid SIN → SCK ↑	tıvsнı	SCK0,SCK1 SIN0,SIN1	Internal clock operation output pins are	tcp + 80	_	ns
$SCK \uparrow \rightarrow Valid SIN hold time$	tsнıxı	SCK0,SCK1 SIN0,SIN1	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
SOT → SCK ↑ delay time	tsovні	SCK0,SCK1 SOT0,SOT1		3 tcp - 70		ns

^{*:} If used exceeding T_A = + 105 °C, please contact Fujitsu for reliability limitations.






(5) Trigger Input Timing

 $(T_A = -40 \, {}^{\circ}\text{C to} + 125 \, {}^{\circ}\text{C}^*, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, f_{CP} \le 24 \, \text{MHz}, \, V_{SS} = 0 \, \text{V})$

Parameter Sv	Symbol	Symbol Pin C	Condition	Va	Unit	
Parameter	Syllibol		Condition	Min	Max	Oilit
Input pulse width	tтядн tтядь	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R	_	200	_	ns
		ADTG		tcp + 200	_	ns

^{*:} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.

Note: tcp is internal operating clock cycle time (machine clock). Refer to "(1) Clock Timing".




(6) Timer Related Resource Input Timing

 $(T_A = -40 \, ^{\circ}\text{C to} + 125 \, ^{\circ}\text{C}^*, \, \text{Vcc} = 5.0 \, \text{V} \pm 10\%, \, \text{fcp} \le 24 \, \text{MHz}, \, \text{Vss} = 0 \, \text{V})$

Parameter Symbol Pin Condition		Value		Unit		
raiametei	Syllibol	FIII	Condition	Min	Max	Oiiit
triwh		TIN2, TIN3	4 tcp		nc	
Input pulse width	IIISE WIGTN	IN0 to IN3		4 (CP		ns

^{*:} If used exceeding T_A = + 105 °C, please contact Fujitsu for reliability limitations.

Note: tcp is internal operating clock cycle time (machine clock). Refer to "(1) Clock Timing".




(7) Timer Related Resource Output Timing

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C^*, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = 0 \text{ V})$

Parameter	Symbol Pin		Condition	Value		
i didilietei	Farameter Symbol Fin	Condition	Min	Max	Unit	
$CLK \! \uparrow o T_{OUT} change time$	t TO	TOT2, TOT3 PPGC to PPGF	_	30	_	ns

 $^{^*}$: If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.



5. A/D Converter

 $(T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C^{\star 1}, \, 3.0 \, V \leq AVR - AVss, \, Vcc = AVcc = 5.0 \, V \pm 10\%, \, fcp \leq 24 \, MHz, \, Vss = AVss = 0 \, V)$

Parameter	Symbol	Din	Pin				Remarks
Parameter	Symbol	PIII	Min	Min Typ		Unit	Remarks
Resolution	_	_		_	10	bit	
Total error	_	_		_	±3.0	LSB	
Nonlinearity error	_	_	_	_	±2.5	LSB	
Differential nonlinearity error	_	_	_	_	±1.9	LSB	
Zero reading voltage	Vот	AN0 to AN15	AVss - 1.5	AVss + 0.5	AVss + 2.5	LSB	
Full scale reading voltage	V _{FST}	AN0 to AN15	AVR – 3.5	AVR – 1.5	AVR + 0.5	LSB	
Compare time			1.0	1.0	16500		4.5 V ≤ AVcc ≤ 5.5 V
Compare time	_	_	2.0	_	16500	μs	4.0 V ≤ AVcc < 4.5 V
Sampling time			0.5		8	6	4.5 V ≤ AVcc ≤ 5.5 V
			1.2			μs	4.0 V ≤ AVcc < 4.5 V
Analog port input current	lain	AN0 to AN15	-0.3	_	+0.3	μА	
Analog input voltage	Vain	AN0 to AN15	AVss		AVR	٧	
Reference voltage	_	AVR	AVss + 2.7	_	AVcc	٧	
Bower aupply aurrent	lΑ	AVcc		3.5	7.5	mA	
Power supply current	Іан	AVcc	_	_	5	μΑ	*2
Reference	IR	AVR		600	900	μΑ	
voltage supply current	IRH	AVR	_	_	5	μΑ	*2
Offset between input channels	_	AN0 to AN15	_	_	4	LSB	


^{*1 :} If used exceeding $T_A = +105$ °C, please contact Fujitsu for reliability limitations.

(Continued)

^{*2 :} If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc = AVcc = AVR = 5.0 V).

About the external impedance of analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage changed to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



Part number	Analog input	R	С
MB90F962(S)	4.5 V ≤ AVcc ≤ 5.5 V	2.0 kΩ (Max)	16.0 pF (Max)
WD901 902(3)	4.0 V ≤ AVcc < 4.5 V	8.2 kΩ (Max)	16.0 pF (Max)
MB90V340E-101/V340-102	4.5 V ≤ AVcc ≤ 5.5 V	2.0 kΩ (Max)	14.4 pF (Max)
WID90V340E-101/V340-102	4.0 V ≤ AVcc < 4.5 V	8.2 kΩ (Max)	14.4 pF (Max)

Note: The values are reference values.

Use the device with external circuits of the following output impedance for analog inputs:


- Recommended output impedance of external circuits are: Approx. 1.5 kΩ or lower (4.0 V ≤ AVcc ≤ 5.5 V, sampling period = 0.5 us)
- If an external capacitor is used, in consideration of the effect by tap capacitance caused by external capacitors an on-chip capacitors, capacitance of the external one is recommended to be several thousand times as high as internal capacitor.
- If the output impedance of an external circuit is too high, the sampling period for the analog voltage may be insufficient.
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.
- To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.

(Continued)


(Continued)

- The relationship between external impedance and minimum sampling time
 - At $4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$

(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)




(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)




At 4.0 V ≤ AVcc < 4.5 V

(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)



(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)



About errors

As I AVR – AVss I becomes smaller, values of relative errors grow larger.

6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity : Deviation between a line across zero-transition line ("00 0000 0000 $_{\rm B}$ " \leftarrow \rightarrow "00 0000 0001 $_{\rm B}$ ")

and full-scale transition line ("11 1111 1110 $^{\text{B}}$ " \leftarrow \rightarrow "11 1111 1111 $^{\text{B}}$ ") and actual conversion

characteristics.

Differential linearity error


error

: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal

value.

Total error : Difference between an actual value and an theoretical value. A total error includes zero

transition error, full-scale transition error, and linear error.



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

1 LSB (Ideal value) =
$$\frac{AVR - AVss}{1024}$$
 [V]


 $Vor (Ideal \ value) = AVss + 0.5 \ LSB \ [V]$

V_{FST} (Ideal value) = AVR - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transits from (N-1) $_{H}$ to N_{H} .

(Continued)





7. Flash Memory Program/Erase Characteristics


Doromotor	Conditions		Value		Unit	Domorko
Parameter	Conditions	Min	Тур	Max	Unit	Remarks
Sector erase time (60 Kbytes)		_	1	15	s	Excludes programming prior to erasure
Sector erase time (4 Kbytes)	$T_A = +25 ^{\circ}C$ $V_{CC} = 5.0 V$		0.2	0.5	s	Excludes programming prior to erasure
Byte programming time		_	21	6100	μs	Except for the overhead time of the system level
Machine clock frequency fcp at Flash programming/erasing	Vcc = 5.0 V			24	MHz	
Program/Erase cycle		10000	_		cycle	
Flash memory data retention time	Average T _A = +85 °C	20	_	_	year	*


 $^{^{\}star}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^{\circ}\text{C}$) .

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F962PMT	48-pin plastic LQFP	Flash Memory Product
MB90F962SPMT	FPT-48P-M26 7 mm □, 0.50 mm pitch	(64Kbytes)
MB90V340E-101	299-pin ceramic PGA	Evaluation product
MB90V340E-102	PGA-299C-A01	Evaluation product

■ PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.