



# EZ-Color™ HB-LED Controller


## **Features**

- HB LED Controller
  - □ Configurable Dimmers Support up to 16 Independent LED Channels
  - □ 8 to 32 Bits of Resolution per Channel
  - □ Dynamic Reconfiguration Enables LED Controller Plus Other Features: CapSense, Battery Charging, and Motor Control
- Visual Embedded Design
  - □ LED-Based Drivers
    - · Binning compensation
    - Temperature Feedback
    - · Optical Feedback
    - DMX512
- PrISM Modulation Technology
  - □ Reduces Radiated EMI
  - □ Reduces Low Frequency Blinking
- Powerful Harvard Architecture Processor
  - ☐ M8C Processor Speeds to 24 MHz
  - □ 3.0 to 5.25V Operating Voltage
  - □ Operating Voltages Down to 1.0V using On-Chip Switch Mode Pump (SMP)
  - □ Industrial Temperature Range: -40°C to +85°C
- Programmable Pin Configurations
  - □ 25 mA Sink, 10 mA Source on all GPIO
  - □ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on all GPIO
  - □ Up to Eight Analog Inputs on GPIO
  - □ Configurable Interrupt on all GPIO

- Advanced Peripherals (PSoC® Blocks)
  - □ 16 Digital PSoC Blocks Provide:
    - 8 to 32-Bit Timers, Counters, and PWMs
    - Up to 4 Full-Duplex UARTs
    - Multiple SPI Masters or Slaves
    - Connectable to all GPIO Pins
  - □ 12 Rail-to-Rail Analog PSoC Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - Programmable Gain Amplifiers
    - Programmable Filters and Comparators
  - Complex Peripherals by Combining Blocks
- Flexible On-Chip Memory
  - □ 32K Flash Program Storage 50,000 Erase/Write Cycles
  - □ 2K SRAM Data Storage
  - □ In-System Serial Programming (ISSP)
  - □ Partial Flash Updates
  - □ Flexible Protection Modes
  - ☐ EEPROM Emulation in Flash
- Complete Development Tools
  - □ Free Development Software
    - PSoC Designer™
- ☐ Full-Featured, In-Circuit Emulator and Programmer
- □ Full Speed Emulation
- □ Complex Breakpoint Structure
- □ 128 KBytes Trace Memory



# **Logic Block Diagram**



# CY8CLED16



# Contents

EZ-Color™ Functional Overview	4
Target Applications	4
The PSoC Core	
The Digital System	
The Analog System	
Additional System Resources	
EZ-Color Device Characteristics	
Getting Started	6
Application Notes	
Development Kits	
Training	
Cypros Consultants	
Solutions Library	6
Technical Support	6
Development Tools	
PSoC Designer Software Subsystems	
In-Circuit Emulator	
Document Conventions	
Acronyms Used	
Units of Measure	
Numeric Naming	
Pin Information	
Pinouts	
Register Reference 1	
Register Conventions	
Register Mapping Tables	

Electrical Specifications	15
Absolute Maximum Ratings	16
Operating Temperature	16
DC Electrical Characteristics	
AC Electrical Characteristics	27
Packaging Information	36
Packaging Dimensions	
Thermal Impedances	
Capacitance on Crystal Pins	
Solder Reflow Peak Temperature	
Development Tool Selection	39
Software	
Evaluation Tools	39
Device Programmers	40
Accessories (Emulation and Programming)	40
Third Party Tools	40
Build a PSoC Emulator into Your Board	40
Ordering Information	41
Key Device Features	41
Ordering Code Definitions	41
Document History Page	42
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Droducto	



# EZ-Color™ Functional Overview

Cypress's EZ-Color family of devices offers the ideal control solution for High Brightness LED applications requiring intelligent dimming control. EZ-Color devices combine the power and flexibility of PSoC (Programmable System-on-Chip); with Cypress's PrISM (precise illumination signal modulation) modulation technology providing lighting designers a fully customizable and integrated lighting solution platform.

The EZ-Color family supports a range of independent LED channels from 4 channels at 32 bits of resolution each, up to 16 channels at 8 bits of resolution each. This enables lighting designers the flexibility to choose the LED array size and color quality. PSoC Designer software, with lighting specific drivers, can significantly cut development time and simplify implementation of fixed color points through temperature, optical, and LED binning compensation. EZ-Color's virtually limitless analog and digital customization allow for simple integration of features in addition to intelligent lighting, such as Battery Charging, Image Stabilization, and Motor Control during the development process. These features, along with Cypress' best-in-class quality and design support, make EZ-Color the ideal choice for intelligent HB LED control applications.

#### Target Applications

- LCD Backlight
- Large Signs
- General Lighting
- Architectural Lighting
- Camera/Cell Phone Flash
- Flashlights

#### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose I/O).

The M8C CPU core is a powerful processor with speeds up to 48 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with 25 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The EZ-Color family incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate

to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the EZ-Color device.

EZ-Color GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

#### The Digital System

The Digital System is composed of 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.


- PrISM (8 to 32 bit)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity (up to 4)
- SPI master and slave (up to 4 each)
- I2C slave and multi-master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 4)
- Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by EZ-Color device family. This allows you the optimum choice of system resources for your application. Family resources are shown in Table 1, "EZ-Color Device Characteristics," on page 6.



Figure 1. Digital System Block Diagram



# The Analog System


The Analog System is composed of 12 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common EZ-Color analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 4, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch)
- Amplifiers (up to 4, with selectable gain to 48x)
- Instrumentation amplifiers (up to 2, with selectable gain to 93x)
- Comparators (up to 4, with 16 selectable thresholds)
- DACs (up to 4, with 6- to 9-bit resolution)
- Multiplying DACs (up to 4, with 6- to 9-bit resolution)
- High current output drivers (four with 40 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)

- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.

Figure 2. Analog System Block Diagram





#### **Additional System Resources**

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.

- The decimator provides a custom hardware filter for digital signal, processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

#### **EZ-Color Device Characteristics**

Depending on your EZ-Color device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific EZ-Color device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1. EZ-Color Device Characteristics

Part Number	LED Channels	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size	CapSense
CY8CLED02	2	16	1	4	8	0	2	4	256 Bytes	4K	No
CY8CLED04	4	56	1	4	48	2	2	6	1K	16K	Yes
CY8CLED08	8	44	2	8	12	4	4	12	256 Bytes	16K	No
CY8CLED16	16	44	4	16	12	4	4	12	2K	32K	No

# **Getting Started**

The quickest way to understand the device is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the EZ-Color integrated circuit and presents specific pin, register, and electrical specifications. For in depth information, along with detailed programming information, see the PSoC Programmable System-on-Chip Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest device data sheets on the web at http://www.cypress.com/ez-color.

#### **Application Notes**

A long list of application notes will assist you in every aspect of your design effort. To view the application notes, go to the <a href="http://www.cypress.com">http://www.cypress.com</a> web site and select Application Notes under the Documentation tab.

#### **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, **C** compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at <a href="http://www.cypress.com/store">http://www.cypress.com/store</a>, click Lighting & Power Control to view a current list of available items.

# **Training**

Free technical training (on demand, webinars, and workshops) is available online at <a href="https://www.cypress.com/training">www.cypress.com/training</a>. The training covers a wide variety of topics and skill levels to assist you in your designs.

#### **Cypros Consultants**

Certified PSoC Consultants offer everything from technical assistance to completed designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

#### **Solutions Library**

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

# **Technical Support**

For assistance with technical issues, search KnowledgeBase articles and forums at <a href="https://www.cypress.com/support">www.cypress.com/support</a>. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

Document Number: 001-13105 Rev. \*C Page 6 of 43



# **Development Tools**

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family.

#### **PSoC Designer Software Subsystems**

#### System Level View

A drag-and-drop visual embedded system design environment based on PSoC Designer. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PSoC Mixed-Signal Controllers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PSoC device.

#### Chip Level View

The chip-level view is a more traditional Integrated Development Environment (IDE) based on PSoC Designer. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

#### Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

#### Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

**Assemblers.** The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers.** C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices.

The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write I/O registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### **In-Circuit Emulator**

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.



## **Document Conventions**

## **Acronyms Used**

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose I/O
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC <sup>®</sup>	Programmable System-on-Chip
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

## **Units of Measure**

A units of measure table is located in the Electrical Specifications section. Table 7 on page 15 lists all the abbreviations used to measure the devices.

#### **Numeric Naming**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.



# **Pin Information**

#### **Pinouts**

The CY8CLED16 device is available in three packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, Vdd, SMP, and XRES are not capable of Digital I/O.

28-Pin Part Pinout


Table 2. 28-Pin Part Pinout (SSOP)

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	I/O	ı	P0[7]	Analog column mux input.
2	I/O	I/O	P0[5]	Analog column mux input and column output.
3	I/O	I/O	P0[3]	Analog column mux input and column output.
4	I/O		P0[1]	Analog column mux input.
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O		P2[3]	Direct switched capacitor block input.
8	I/O		P2[1]	Direct switched capacitor block input.
9	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
10	I/O		P1[7]	I2C Serial Clock (SCL).
11	I/O		P1[5]	I2C Serial Data (SDA).
12	I/O		P1[3]	
13	I/O		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK <sup>[1]</sup> .
14	Pov	wer	Vss	Ground connection.
15	I/O		P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA <sup>[1]</sup> .
16	I/O		P1[2]	
17	I/O		P1[4]	Optional External Clock Input (EXTCLK).
18	I/O		P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull down.
20	I/O	ı	P2[0]	Direct switched capacitor block input.
21	I/O	ı	P2[2]	Direct switched capacitor block input.
22	I/O		P2[4]	External Analog Ground (AGND).
23	I/O		P2[6]	External Voltage Reference (VREF).
24	I/O	ı	P0[0]	Analog column mux input.
25	I/O	I/O	P0[2]	Analog column mux input and column output.
26	I/O	I/O	P0[4]	Analog column mux input and column output.
27	I/O	ı	P0[6]	Analog column mux input.
28	Pov	wer	Vdd	Supply voltage.

 28
 Power
 Vdd
 Supply volta

 LEGEND: A = Analog, I = Input, and O = Output.

Figure 3. 28-Pin Device



#### Note

Document Number: 001-13105 Rev. \*C

<sup>1.</sup> These are the ISSP pins, which are not High Z at POR.



## 48-Pin Part Pinouts

Table 3. 48-Pin Part Pinout (SSOP)

Pin	Ту	ре	Pin	Description					
No.	Digital	Analog	Name	Description					
1	I/O	1	P0[7]	Analog column mux input.					
2	I/O	I/O	P0[5]	Analog column mux input and column output.					
3	I/O	I/O	P0[3]	Analog column mux input and column output.					
4	I/O	ı	P0[1]	Analog column mux input.					
5	I/O		P2[7]						
6	I/O		P2[5]						
7	I/O	ı	P2[3]	Direct switched capacitor block input.					
8	I/O	ı	P2[1]	Direct switched capacitor block input.					
9	I/O		P4[7]						
10	I/O		P4[5]						
11	I/O		P4[3]						
12	I/O		P4[1]						
13	Po	wer	SMP	Switch Mode Pump (SMP) connection to external components required.					
14	I/O		P3[7]						
15	I/O		P3[5]						
16	I/O		P3[3]						
17	I/O		P3[1]						
18	I/O		P5[3]						
19	I/O		P5[1]						
20	I/O		P1[7]	I2C Serial Clock (SCL).					
21	I/O		P1[5]	I2C Serial Data (SDA).					
22	I/O		P1[3]						
23	I/O		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK <sup>[1]</sup> .					
24	Po	wer	Vss	Ground connection.					
25	I/O		P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA <sup>[1]</sup> .					
26	I/O		P1[2]						
27	1/0		P1[4]	Optional External Clock Input (EXTCLK).					
28	1/0		P1[6]						
29	I/O		P5[0]						
30	I/O		P5[2]						
31	I/O		P3[0]						
32	I/O		P3[2]						
33	I/O		P3[4]						
34	1/0		P3[6]						
35	In	put	XRES	Active high external reset with internal pull down.					
36	I/O		P4[0]						
37	I/O		P4[2]						
38	I/O		P4[4]						
39	I/O		P4[6]						
40	I/O	ı	P2[0]	Direct switched capacitor block input.					
41	I/O	ı	P2[2]	Direct switched capacitor block input.					
42	I/O		P2[4]	External Analog Ground (AGND).					
43	I/O		P2[6]	External Voltage Reference (VREF).					
44	I/O	ı	P0[0]	Analog column mux input.					
45	I/O	I/O	P0[2]	Analog column mux input and column output.					
46	I/O	I/O	P0[4]	Analog column mux input and column output.					
47	I/O	I	P0[6]	Analog column mux input.					
48	Po	wer	Vdd	Supply voltage.					

**LEGEND**: A = Analog, I = Input, and O = Output.

Figure 4. 48-Pin Device







Table 4. 48-Pin Part Pinout (QFN)[2]

Pin	Ту	pe	Pin	
No.	Digital	Analog	Name	Description
1	I/O	ı	P2[3]	Direct switched capacitor block input.
2	I/O	ı	P2[1]	Direct switched capacitor block input.
3	I/O		P4[7]	·
4	I/O		P4[5]	
5	I/O		P4[3]	
6	I/O		P4[1]	
7	Pov	wer	SMP	Switch Mode Pump (SMP) connection to external components required.
8	I/O		P3[7]	
9	I/O		P3[5]	
10	I/O		P3[3]	
11	I/O		P3[1]	
12	I/O		P5[3]	
13	I/O		P5[1]	
14	I/O		P1[7]	I2C Serial Clock (SCL).
15	I/O		P1[5]	I2C Serial Data (SDA).
16	I/O		P1[3]	
17	I/O		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP-SCLK[1].
18	Pov	wer	Vss	Ground connection.
19	I/O		P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP-SDATA <sup>[1]</sup> .
20	I/O		P1[2]	
21	I/O		P1[4]	Optional External Clock Input (EXTCLK).
22	I/O		P1[6]	
23	I/O		P5[0]	
24	I/O		P5[2]	
25	I/O		P3[0]	
26	I/O		P3[2]	
27	I/O		P3[4]	
28	I/O		P3[6]	
29	Inp	out	XRES	Active high external reset with internal pull down.
30	I/O		P4[0]	
31	I/O		P4[2]	
32	I/O		P4[4]	
33	I/O		P4[6]	
34	I/O	I	P2[0]	Direct switched capacitor block input.
35	I/O	ı	P2[2]	Direct switched capacitor block input.
36	I/O		P2[4]	External Analog Ground (AGND).
37	I/O		P2[6]	External Voltage Reference (VREF).
38	I/O	ı	P0[0]	Analog column mux input.
39	I/O	I/O	P0[2]	Analog column mux input and column output.
40	I/O	I/O	P0[4]	Analog column mux input and column output.
41	I/O	I	P0[6]	Analog column mux input.
42	Pov	wer	Vdd	Supply voltage.
43	I/O	I	P0[7]	Analog column mux input.
44	I/O	I/O	P0[5]	Analog column mux input and column output.
45	I/O	I/O	P0[3]	Analog column mux input and column output.
46	I/O	I	P0[1]	Analog column mux input.
47	I/O		P2[7]	
48	I/O		P2[5]	

Figure 5. 48-Pin Device



Document Number: 001-13105 Rev. \*C

<sup>2.</sup> The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.



# **Register Reference**

# **Register Conventions**

Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

# **Register Mapping Tables**

This chapter lists the registers of the CY8CLED16 EZ-Color device.

The device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.

Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces	Name	Addr (0,Hex)	Acces
PRT0DR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0IE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW	RDIZROT	C7	1
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RDI3LT0	CB	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW	TOISITO 1	CF	
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK PP	D1	RW
PRT4GS	12	RW	DBB30DR1	52	RW	ASD20CR1	92	RW	JIK_FF	D2	IXVV
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR2 ASD20CR3	93	RW	IDX PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR PP	D3	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR0 ASC21CR1	95	RW	MVW PP	D5	RW
PRT5GS	16	RW	DBB31DR1	56	RW		96	RW	_	D6	RW
PRT5DM2	17	RW	DBB31DR2 DBB31CR0	57	#	ASC21CR2 ASC21CR3	96	RW	I2C_CFG	D7	#
PRT6DR		RW						RW	I2C_SCR		# RW
PRT6IE	18	RW	DCB32DR0	58 59	# W	ASD22CR0	98		I2C_DR	D8	
-			DCB32DR1			ASD22CR1		RW	I2C_MSCR		#
PRT6GS	1A	RW	DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT_CLR0	DA	RW
PRT6DM2	1B	RW	DCB32CR0	5B	#	ASD22CR3	9B	RW	INT_CLR1	DB	RW
PRT7DR	1C	RW	DCB33DR0	5C	#	ASC23CR0	9C	RW	INT_CLR2	DC	RW
PRT7IE	1D	RW	DCB33DR1	5D	W	ASC23CR1	9D	RW	INT_CLR3	DD	RW
PRT7GS	1E	RW	DCB33DR2	5E	RW	ASC23CR2	9E	RW	INT_MSK3	DE	RW
PRT7DM2	1F	RW	DCB33CR0	5F	#	ASC23CR3	9F	RW	INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
	acarvad and chou			•		# Access is hit s		•	_	•	•

Blank fields are Reserved and should not be accessed.

# Access is bit specific.



Table 5. Register Map Bank 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Acces	Name	Addr (0,Hex)	Acces
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Acces	Name	Addr(1,Hex)	Acces
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	+
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW		4B		ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DM0	0C	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23OU	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3IC1	0F	RW		4F		ASD13CR3	8F	RW		CF	+
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	+
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	+
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		Ī	E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7		DEC_CR2	E7	RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W

Blank fields are Reserved and should not be accessed.

<sup>#</sup> Access is bit specific.

<sup>#</sup> Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space (continued)

Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Access	Name	Addr(1,Hex)	Acces s	Name	Addr(1,Hex)	Acces s
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
	3F	İ	ACB03CR2	7F	RW		BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.


<sup>#</sup> Access is bit specific.





# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the CY8CLED16 EZ-Color device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com/ez-color.">http://www.cypress.com/ez-color.</a>

Specifications are valid for  $-40^{\circ}C \le T_A \le 85^{\circ}C$  and  $T_J \le 100^{\circ}C$ , except where noted. Refer to Table 21 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.







The following table lists the units of measure that are used in this chapter.

Table 7. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pА	picoampere
MΩ	megaohm	pF	picofarad
μА	microampere	pp	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	σ	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts



# **Absolute Maximum Ratings**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures will reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C will degrade reliability.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
$V_{IO}$	DC Input Voltage	Vss - 0.5	_	Vdd + 0.5	V	
V <sub>IOZ</sub>	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	_	+50	mA	
I <sub>MAIO</sub>	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch up Current	_	_	200	mA	

# **Operating Temperature**

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	_	+85	°C	
T <sub>J</sub>	Junction Temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances per Package" on page 38. The user must limit the power consumption to comply with this requirement.



# **DC Electrical Characteristics**

DC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 8. DC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.00	_	5.25	V	See DC POR and LVD specifications, Table 3-15 on page 27.
I <sub>DD</sub>	Supply Current	1	8	14	mA	Conditions are 5.0V, $T_A = 25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply Current	1	5	9	mA	Conditions are Vdd = $3.3$ V, $T_A$ = $25$ °C, CPU = $3$ MHz, SYSCLK doubler disabled, VC1 = $1.5$ MHz, VC2 = $93.75$ kHz, VC3 = $0.366$ kHz.
I <sub>DDP</sub>	Supply current when IMO = 6 MHz using SLIMO mode.	-	2	3	mA	Conditions are Vdd = $3.3$ V, $T_A$ = $25$ $^{\circ}$ C, CPU = $0.75$ MHz, SYSCLK doubler disabled, VC1 = $0.375$ MHz, VC2 = $23.44$ kHz, VC3 = $0.09$ kHz.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	_	3	10	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3V$ , - $40$ °C $\leq T_A \leq 55$ °C.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	_	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = $3.3$ V, $55$ °C < $T_A \le 85$ °C.
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, internal slow oscillator, and 32 kHz crystal oscillator active.	_	4	12	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, -40 $^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 55 $^{\circ}$ C.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and 32 kHz crystal oscillator active.	_	5	27	μА	Conditions are with properly loaded, 1 $\mu$ W max, 32.768 kHz crystal. Vdd = 3.3V, 55 $^{\circ}$ C < T <sub>A</sub> $\leq$ 85 $^{\circ}$ C.
$V_{REF}$	Reference Voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate Vdd.



# DC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 9. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High Output Level	Vdd - 1.0	_	_	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V <sub>OL</sub>	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
I <sub>OH</sub>	High Level Source Current	10	-	-	mA	VOH = Vdd-1.0V. See the limitations of the total current in the Note for VOH.
I <sub>OL</sub>	Low Level Sink Current	25	_	-	mA	VOL = 0.75V. See the limitations of the total current in the Note for VOL.
V <sub>IL</sub>	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25.
V <sub>IH</sub>	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25.
V <sub>H</sub>	Input Hysterisis	-	60	_	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C <sub>OUT</sub>	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.



## DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 10. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High	_	1.6	10	mV	
	Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High	_	1.3 1.2	8 7.5	mV mV	
		-	1.2	7.5		
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	7.0	35.0	μV/ºC	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	_	200	-	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
$V_{CMOA}$	Common Mode Voltage Range. All Cases, except	0.0	_	Vdd	V	
	highest. Power = High, Opamp Bias = High	0.5	-	Vdd - 0.5	V	
CMRR <sub>OA</sub>	Common Mode Rejection Ratio	60	-	_	dB	
G <sub>OLOA</sub>	Open Loop Gain	80	ı	_	dB	
V <sub>OHIGHO</sub>	High Output Voltage Swing (internal signals)	Vdd01	-	-	V	
$V_{OLOWOA}$	Low Output Voltage Swing (internal signals)	_	_	0.1	V	
Isoa	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	- - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	67	80	-	dB	$Vss \le VIN \le (Vdd - 2.25)$ or $(Vdd - 1.25V) \le VIN \le Vdd$ .



Table 11. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High High Power is 5 Volts Only	1 1	1.65 1.32	10 8	mV mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	1	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input Leakage Current (Port 0 Analog Pins)	1	200	ı	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
$V_{CMOA}$	Common Mode Voltage Range	0	_	Vdd	V	
CMRR <sub>OA</sub>	Common Mode Rejection Ratio	60	_	_	dB	
G <sub>OLOA</sub>	Open Loop Gain	80	_	_	dB	
V <sub>OHIGHOA</sub>	High Output Voltage Swing (internal signals)	Vdd01	_	_	V	
$V_{OLOWOA}$	Low Output Voltage Swing (internal signals)	1	1	.01	V	
I <sub>SOA</sub>	Supply Current (including associated AGND buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	1 1 1 1 1	150 300 600 1200 2400	200 400 800 1600 3200	μΑ μΑ μΑ μΑ μΑ	Not Allowed
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	54	80	_	dB	$ \begin{aligned} & Vss \leq VIN \leq (Vdd - 2.25) \\ & or \ (Vdd - 1.25V) \leq VIN \leq \\ & Vdd \end{aligned} $

# DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 12. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	V	
I <sub>SLPC</sub>	LPC supply current	_	10	40	μΑ	
V <sub>OSLPC</sub>	LPC voltage offset	_	2.5	30	mV	

Document Number: 001-13105 Rev. \*C Page 20 of 43



# DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 13. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	-	μV/°C	
V <sub>CMOB</sub>	Common-Mode Input Voltage Range	0.5	_	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance Power = Low Power = High	_ _	_ _	1 1	W	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.3 0.5 x Vdd + 1.3		_ _	V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	<del>-</del>		0.5 x Vdd - 1.3 0.5 x Vdd - 1.3	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	- -	1.1 2.6	2 5	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	40	64	_	dB	

Table 14. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input Offset Voltage (Absolute Value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average Input Offset Voltage Drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R <sub>OUTOB</sub>	Output Resistance Power = Low Power = High	_ _ _	_ _	10 10	W	
V <sub>OHIGHOB</sub>	High Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.0 0.5 x Vdd + 1.0	_ _	- -	V V	
V <sub>OLOWOB</sub>	Low Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High		_ _	0.5 x Vdd - 1.0 0.5 x Vdd - 1.0	V	
I <sub>SOB</sub>	Supply Current Including Bias Cell (No Load) Power = Low Power = High	-	0.8 2.0	1 5	mA mA	
PSRR <sub>OB</sub>	Supply Voltage Rejection Ratio	60	64	_	dB	



# DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 15. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP</sub> 5V	5V Output Voltage at Vdd from Pump	4.75	5.0	5.25	V	Configuration of footnote. [3] Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V <sub>PUMP</sub> 3V	3V Output Voltage at Vdd from Pump	3.00	3.25	3.60	V	Configuration of footnote. <sup>[3]</sup> Average, neglecting ripple. SMP trip voltage is set to 3.25V.
I <sub>PUMP</sub>	Available Output Current $V_{BAT} = 1.5V$ , $V_{PUMP} = 3.25V$ $V_{BAT} = 1.8V$ , $V_{PUMP} = 5.0V$	8 5	_ _	_ _	mA mA	Configuration of footnote. [3] SMP trip voltage is set to 3.25V. SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 5V	Input Voltage Range from Battery	1.8	_	5.0	V	Configuration of footnote. [3] SMP trip voltage is set to 5.0V.
V <sub>BAT</sub> 3V	Input Voltage Range from Battery	1.0	_	3.3	V	Configuration of footnote. [3] SMP trip voltage is set to 3.25V.
V <sub>BATSTART</sub>	Minimum Input Voltage from Battery to Start Pump	1.2	-	-	V	Configuration of footnote. $^{[3]}$ 0°C $\leq$ T <sub>A</sub> $\leq$ 100. 1.25V at T <sub>A</sub> = -40°C.
ΔV <sub>PUMP_Line</sub>	Line Regulation (over V <sub>BAT</sub> range)	-	5	_	%V <sub>O</sub>	Configuration of footnote. [3] V <sub>O</sub> is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in Table 19, "DC POR, SMP, and LVD Specifications," on page 25.
$\Delta V_{PUMP\_Load}$	Load Regulation	-	5	_	%V <sub>O</sub>	Configuration of footnote. [3] V <sub>O</sub> is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in Table 19, "DC POR, SMP, and LVD Specifications," on page 25.
ΔV <sub>PUMP_Rippl</sub> e	Output Voltage Ripple (depends on capacitor/load)	_	100	-	mVpp	Configuration of footnote. [3] Load is 5 mA.
E <sub>3</sub>	Efficiency	35	50	_	%	Configuration of footnote. [3] Load is 5 mA. SMP trip voltage is set to 3.25V.
F <sub>PUMP</sub>	Switching Frequency	_	1.4	_	MHz	
DC <sub>PUMP</sub>	Switching Duty Cycle	_	50	_	%	

Note 3.  $L_1 = 2$  mH inductor,  $C_1 = 10$  mF capacitor,  $D_1 =$ Schottky diode. See Figure 7.






Figure 7. Basic Switch Mode Pump Circuit

#### DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 16. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
$V_{BG5}$	Bandgap Voltage Reference 5V	1.28	1.30	1.32	V
_	$AGND = Vdd/2^{[4]}$	Vdd/2 - 0.02	Vdd/2	Vdd/2+ 0.02	V
_	AGND = 2 x BandGap <sup>[4]</sup>	2.52	2.60	2.72	V
_	AGND = P2[4] (P2[4] = Vdd/2) <sup>[4]</sup>	P2[4] - 0.013	P2[4]	P2[4] + 0.013	V
_	AGND = BandGap <sup>[4]</sup>	1.27	1.3	1.34	V
_	AGND = 1.6 x BandGap <sup>[4]</sup>	2.03	2.08	2.13	V
_	AGND Block to Block Variation (AGND = Vdd/2)[4]	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap	Vdd/2+ 1.21	Vdd/2+ 1.3	Vdd/2+ 1.382	V
_	RefHi = 3 x BandGap	3.75	3.9	4.05	V
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	P2[6] + 2.478	P2[6]+ 2.6	P2[6] + 2.722	V
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + 1.218	P2[4]+ 1.3	P2[4] + 1.382	V
-	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.058	P2[4]+ P2[6]	P2[4] + P2[6] + 0.058	V
_	RefHi = 2 x BandGap	2.50	2.60	2.70	V
-	RefHi = 3.2 x BandGap	4.02	4.16	4.29	V
_	RefLo = Vdd/2 - BandGap	Vdd/2 - 1.369	Vdd/2 - 1.30	Vdd/2 - 1.231	V



Table 16. 5V DC Analog Reference Specifications (continued)

Symbol	Description	Min	Тур	Max	Units
_	RefLo = BandGap	1.20	1.30	1.40	V
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2.489 - P2[6]	2.6 - P2[6]	2.711 - P2[6]	V
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - 1.368	P2[4] - 1.30	P2[4] - 1.232	V
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.042	P2[4] - P2[6]	P2[4] - P2[6] + 0.042	V

Table 17. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units	
$V_{BG33}$	Bandgap Voltage Reference 3.3V	1.28	1.30	1.32	V	
_	$AGND = Vdd/2^{[4]}$	Vdd/2 -	Vdd/2	Vdd/2	V	
		0.02		+ 0.02		
_	AGND = 2 x BandGap <sup>[4]</sup>	Not Allo	wed			
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.009	P2[4]	P2[4] + 0.009	٧	
_	AGND = BandGap <sup>[4]</sup>	1.27	1.30	1.34	V	
_	AGND = 1.6 x BandGap <sup>[4]</sup>	2.03	2.08	2.13	V	
_	AGND Block to Block Variation (AGND = Vdd/2) <sup>[4]</sup>	-0.034	0.000	0.034	mV	
_	RefHi = Vdd/2 + BandGap	Not Allowed				
_	RefHi = 3 x BandGap	Not Allowed				
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed				
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allo	wed			
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.042	P2[4] + P2[6]	P2[4] + P2[6] + 0.042	V	
_	RefHi = 2 x BandGap	2.50	2.60	2.70	V	
_	RefHi = 3.2 x BandGap	Not Allo	wed			
_	RefLo = Vdd/2 - BandGap	Not Allo	wed			
_	RefLo = BandGap	Not Allo	wed			
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allo	wed			
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allo	wed			
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.036	P2[4] - P2[6]	P2[4] - P2[6] + 0.036	V	

#### Note

<sup>4.</sup> AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V  $\pm$  0.02V.



## DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	_	12.2	_	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switched Capacitor)	_	80	_	fF	

## DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 19. DC POR, SMP, and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0R</sub> V <sub>PPOR1R</sub> V <sub>PPOR2R</sub>	Vdd Value for PPOR Trip (positive ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.91 4.39 4.55	_	V V V	
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	Vdd Value for PPOR Trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.82 4.39 4.55	_	V V V	
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR Hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	92 0 0	- - -	mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	2.98 <sup>[5]</sup> 3.08 3.20 4.08 4.57 4.74 <sup>[6]</sup> 4.82 4.91	V V V V V V	
VPUMP0 VPUMP1 VPUMP2 VPUMP3 VPUMP4 VPUMP5 VPUMP6 VPUMP7	Vdd Value for SMP Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.96 3.03 3.18 4.11 4.55 4.63 4.72 4.90	3.02 3.10 3.25 4.19 4.64 4.73 4.82 5.00	3.08 3.16 3.32 4.28 4.74 4.82 4.91 5.10	V V V V V V	

#### Notes

Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

<sup>6.</sup> Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



## DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 20. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	10	30	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	_	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.2	_	_	V	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	_	0.2	mA	Driving internal pull down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	_	1.5	mA	Driving internal pull down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	_	Vss + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)	50,000 <sup>[7]</sup>	-	_	_	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total)[8]	1,800,00 0	_	_	_	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	_	_	Years	

#### Notes

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

[+] Feedback

<sup>7.</sup> The 50,000 cycle Flash endurance per block will only be guaranteed if the Flash is operating within one voltage range. Voltage ranges are 3.0V to 3.6V and 4.75V to 5.25V.

<sup>8.</sup> A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).



# **AC Electrical Characteristics**

AC Chip Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Note See the individual user module data sheets for information on maximum frequencies for user modules.

Table 21. AC Chip Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub>	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 <sup>[9,10,11]</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See the figure on page 19. SLIMO Mode = 0.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.5	6	6.5 <sup>[9,10,11]</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See the figure on page 19. SLIMO Mode = 1.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.093	24	24.6 <sup>[9,10]</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.093	12	12.3 <sup>[10,11]</sup>	MHz	
F <sub>48M</sub>	Digital PSoC Block Frequency	0	48	49.2 <sup>[9,10,12]</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>[10,12]</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K_U</sub>	Internal Low Speed Oscillator Untrimmed Frequency	5	_	-	kHz	After a reset and before the m8c starts to run, the ILO is not trimmed. See the System Resets section of the <i>PSoC Technical Reference Manual</i> for details on timing this.
DC <sub>ILO</sub>	Internal Low Speed Oscillator Duty Cycle	20	50	80	%	
F <sub>32K2</sub>	External Crystal Oscillator	_	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	_	23.986	_	MHz	A multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	_	_	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	_	10	ms	
T <sub>PLLSLEWL</sub> OW	PLL Lock Time for Low Gain Setting	0.5	_	50	ms	
T <sub>OS</sub>	External Crystal Oscillator Startup to 1%	_	250	500	ms	
T <sub>OSACC</sub>	External Crystal Oscillator Startup to 100 ppm	_	300	600	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the $T_{osacc}$ period. Correct operation assumes a properly loaded 1 $\mu$ W maximum drive level 32.768 kHz crystal. 3.0V $\leq$ Vdd $\leq$ 5.5V, -40 $^{o}$ C $\leq$ $T_{A}$ $\leq$ 85 $^{o}$ C.
Jitter32k	32 kHz Period Jitter	_	100		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	-	_	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	

## Notes

<sup>9. 4.75</sup>V < Vdd < 5.25V.

<sup>10.</sup> Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

<sup>11. 3.0</sup>V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

<sup>12.</sup> See the individual user module data sheets for information on maximum frequencies for user modules



Table 21. AC Chip Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 <sup>[9, 11]</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	_	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
SR <sub>POWER_</sub>	Power Supply Slew Rate	_	_	250	V/ms	Vdd slew rate during power up.
T <sub>POWERUP</sub>	Time from End of POR to CPU Executing Code	_	16	100	ms	Power up from 0V. See the System Resets section of the <i>PSoC Technical Reference Manual.</i>

Figure 8. PLL Lock Timing Diagram




Figure 9. PLL Lock for Low Gain Setting Timing Diagram




Figure 10. External Crystal Oscillator Startup Timing Diagram




Figure 11. 24 MHz Period Jitter (IMO) Timing Diagram





Figure 12. 32 kHz Period Jitter (ECO) Timing Diagram




# AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 22. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	_	12.3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	_	18	ns	Vdd = 4.75 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 13. GPIO Timing Diagram





# AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Table 23. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	3.9	μS	
	Power = Medium, Opamp Bias = High	_	_	0.72	μS	
	Power = High, Opamp Bias = High	_	-	0.62	μS	
T <sub>SOA</sub>	Falling Settling Time to 0.1% for a 1V Step (10 pF load, Unity Gain)					
00/1	Power = Low, Opamp Bias = Low	_	_	5.9	μS	
	Power = Medium, Opamp Bias = High	_	_	0.92	μS	
	Power = High, Opamp Bias = High	_	_	0.72	μS	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
110/1	Power = Low, Opamp Bias = Low	0.15	_	_	V/μs	
	Power = Medium, Opamp Bias = High	1.7	_	_	V/μs	
	Power = High, Opamp Bias = High	6.5	_	_	V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	_	_	V/μs	
	Power = Medium, Opamp Bias = High	0.5	_	_	V/μs	
	Power = High, Opamp Bias = High	4.0	_	_	V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product					
0,.	Power = Low, Opamp Bias = Low	0.75	_	_	MHz	
	Power = Medium, Opamp Bias = High	3.1	_	_	MHz	
	Power = High, Opamp Bias = High	5.4	-	_	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	_	nV/rt-Hz	

Table 24. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	_ _	_ _	3.92 0.72	μs μs	
T <sub>SOA</sub>	Falling Settling Time to 0.1% of a 1V Step (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High			5.41 0.72	μs μs	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.31 2.7	_ _		V/μs V/μs	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%) of a 1V Step (10 pF load, Unity Gain) Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.24 1.8	_ _	_ _	V/μs V/μs	
BW <sub>OA</sub>	Gain Bandwidth Product Power = Low, Opamp Bias = Low Power = Medium, Opamp Bias = High	0.67 2.8		_ _	MHz MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	_	100	-	nV/rt-Hz	



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 14. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 15. Typical Opamp Noise



# AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V at  $25^{\circ}C$  and are for design guidance only.

Table 25. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC response time	-	_	50	μS	≥ 50 mV overdrive comparator reference set within V <sub>REFLPC</sub> .

#### AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 26. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency (> 4.75V)			49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Block Clocking Frequency (< 4.75V)			24.6	MHz	3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50 <sup>[13]</sup>	_	_	ns	
	Maximum Frequency, No Capture	_	-	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	_	_	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>[13]</sup>	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	_	_	24.6	MHz	
Dead Band	Kill Pulse Width:		•	•		
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50 <sup>[13]</sup>	_	_	ns	
	Disable Mode	50 <sup>[13]</sup>	_	_	ns	
	Maximum Frequency	_	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	_	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 <sup>[13]</sup>	_	_	ns	
Transmitter	Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits	-	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
		_	_	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency Vdd ≥ 4.75V, 2 Stop Bits	_	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
		_	_	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

#### Note

Document Number: 001-13105 Rev. \*C Page 32 of 43

<sup>13.50</sup> ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



# AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at  $25^{\circ}C$  and are for design guidance only.

Table 27. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			4	μs μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High	_ _		3.4 3.4	μ <b>s</b> μ <b>s</b>	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High	0.5 0.5			V/μs V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High	0.55 0.55	_ _	_ _	V/μs V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load Power = Low Power = High	0.8 0.8	_ _	_ _	MHz MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load Power = Low Power = High	300 300			kHz kHz	

Table 28. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load Power = Low Power = High			4.7 4.7	μ <b>s</b> μ <b>s</b>	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load  Power = Low Power = High			4	μs μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load Power = Low Power = High	.36 .36			V/μs V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load Power = Low Power = High	.4 .4			V/μs V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load Power = Low Power = High	0.7 0.7			MHz MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load	200			kHz	
	Power = Low Power = High	200	_	_	kHz	

Document Number: 001-13105 Rev. \*C Page 33 of 43



## AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 29. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	_	24.6	MHz	
_	High Period	20.6	_	5300	ns	
_	Low Period	20.6	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Table 30. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock Divide by 1	0.093	_	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU Clock Divide by 2 or Greater	0.186	-	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock Divide by 1	41.7	_	5300	ns	
_	Low Period with CPU Clock Divide by 1	41.7	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

# AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , or 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_{A} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

**Table 31. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	_	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	_	10	_	ms	
T <sub>WRITE</sub>	Flash Block Write Time	_	40	_	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	Vdd > 3.6
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	_	_	50	ns	$3.0 \le Vdd \le 3.6$
T <sub>ERASEALL</sub>	Flash Erase Time (Bulk)	_	80	_	ms	Erase all blocks and protection fields at once.

Document Number: 001-13105 Rev. \*C Page 34 of 43

<sup>14.</sup> For the full industrial range, the user must employ a Temperature Sensor User Module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.



Table 31. AC Programming Specifications (continued)

T <sub>PROGRAM_</sub>	Flash Block Erase + Flash Block Write Time	_	-	100 <sup>[14]</sup>	ms	$0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 100^{\circ}\text{C}$
HOT						
T <sub>PROGRAM_</sub>	Flash Block Erase + Flash Block Write Time	_	-	200 <sup>[14]</sup>	ms	$-40$ °C $\leq$ T <sub>J</sub> $\leq$ 0°C
COLD						


## AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 32. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins

Cumbal	Description	Standard-Mode		Fast-	Mode	Units	Neton
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI</sub> 2C	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	_	1.3	_	μS	
T <sub>HIGHI2</sub>	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS	
T <sub>SUSTAI</sub> 2C	Set-up Time for a Repeated START Condition	4.7	_	0.6	_	μS	
T <sub>HDDATI</sub>	Data Hold Time	0	_	0	_	μS	
T <sub>SUDATI</sub> 2C	Data Set-up Time	250	_	100 <sup>[15]</sup>	_	ns	
T <sub>SUSTOI</sub> 2C	Set-up Time for STOP Condition	4.0	_	0.6	_	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	_	_	0	50	ns	

Figure 16. Definition for Timing for Fast-/Standard-Mode on the I<sup>2</sup>C Bus



#### Note

Document Number: 001-13105 Rev. \*C Page 35 of 43

<sup>15.</sup> A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU-DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.




# **Packaging Information**


This section illustrates the packaging specifications for the CY8CLED16 EZ-Color device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.


**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

## **Packaging Dimensions**

Figure 0-1. 28-Pin (210-Mil) SSOP













Figure 18. 48-Pin (7x7 mm) QFN (Punched)



- 1. ATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART #	DESCRIPTION
LF48A	STANDARD
LY48A	LEAD FREE

001-12919 \*B






Figure 19. 48-Pin (7x7x1.0 mm) QFN (Sawn)

- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13a
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 \*E

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf.

Important Note Pinned vias for thermal conduction are not required for the low-power device.

## **Thermal Impedances**

Table 33. Thermal Impedances per Package

Package	Typical θ <sub>JA</sub> <sup>[16]</sup>
28 SSOP	94 °C/W
48 SSOP	69 °C/W
48 QFN <sup>[17]</sup>	28 °C/W

## **Capacitance on Crystal Pins**

Table 34. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28 SSOP	2.8 pF
48 SSOP	3.3 pF
48 QFN	1.8 pF

#### **Solder Reflow Peak Temperature**

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 35. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature <sup>[18]</sup>	Maximum Peak Temperature
28 SSOP	240°C	260°C
48 SSOP	220°C	260°C
48 QFN	220°C	260°C

Document Number: 001-13105 Rev. \*C

<sup>16.</sup>  $T_J = T_A + POWER \times \theta_{JA}$ 

<sup>17.</sup> To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

<sup>18.</sup> Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications



# **Development Tool Selection**

#### Software

compiler.

# PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <a href="http://www.cypress.com/psocdesigner">http://www.cypress.com/psocdesigner</a> and includes a free C

#### PSoC Programmer

PSoC Programmer is flexible and used on the bench in development. It is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. It is available free of charge at http://www.cypress.com/psocprogrammer.

#### **Evaluation Tools**

All evaluation tools are sold at the Cypress Online Store.

#### CY3261A-RGB EZ-Color RGB Kit

The CY3261A-RGB board is a preprogrammed HB LED color mix board with seven pre-set colors using the CY8CLED16 EZ-Color HB LED Controller. The board is accompanied by a CD containing the color selector software application, PSoC Designer, PSoC Programmer, and a suite of documents, schematics, and firmware examples. The color selector software application can be installed on a host PC and is used to control the EZ-Color HB LED controller using the included USB cable. The application enables you to select colors via a CIE 1931 chart or by entering coordinates. The kit includes:

- Training Board (CY8CLED16)
- One mini-A to mini-B USB Cable
- PSoC Designer CD-ROM
- Design Files and Application Installation CD-ROM

To program and tune this kit via PSoC Designer you must use a Mini Programmer Unit (CY3217 Kit) and a CY3240-I2CUSB kit.

#### CY3263-ColorLock Evaluation Board

- Tools CD, which includes:
  - □ PSoC Programmer
  - □ .NET Framework 2.0 (for Windows 2000 and Windows XP)
  - □ PSoC Designer
  - □ ColorLock Express Pack
  - □ CY3263-ColorLock EZ-Color Kit CD
  - □ ColorLock Monitor Application
  - □ Kit Documents (Quick Start, Kit Guide, Release Note, Application Note, Data Sheets, Schematics, and Layouts)
  - □ Firmware
- Retractable USB Cable (A to Mini-B)
- PSoC MiniProg Programmer
- Power Supply Adapter

#### CY3265-RGB EZ-Color Evaluation Kit

The CY3265-RGB evaluation board demonstrates the ability of the EZ-Color device to use real-time temperature feedback to control three primary, high brightness LEDs and create accurate, mixed-color output. There are three variations of the kit available, depending on the LED manufacturer of the LEDs on the board: CY3265C-RGB (Cree LEDs), CY3265N-RGB (Nichia LEDs), or CY3265O-RGB (OSRAM LEDs). The kit includes:

- CY3265C-RGB Evaluation Board
- Tools CD, which includes:
  - □ PSoC Programmer
  - PSoC Designer
  - □ .NET Framework 2.0 (Windows XP 32 bit)
- Kit Documents (Quick Start, Kit Guide, Release Note, Application Note, Data Sheets, Schematics, and Layouts) Firmware
- Blue PCA Enclosure/Case
- 12V 1A Power Supply
- Retractable USB Cable (A to Mini-B)
- PSoC MiniProg Programmer
- Quick Start Guide

#### CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable



## **Device Programmers**

All device programmers are purchased from the Cypress Online Store.

#### CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- Three Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

# CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment. Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

## **Accessories (Emulation and Programming)**

Table 36. Emulation and Programming Accessories

Part No.	Pin Package	Flex-Pod Kit <sup>[19]</sup>	Foot Kit <sup>[20]</sup>	Adapter <sup>[21]</sup>
CY8CLED16-28PVXI	28 SSOP			Adapters can be found at
CY8CLED16-48PVXI	48 SSOP	CY3250-LED16	CY3250-48SSOP-FK	http://www.emulation.com
CY8CLED16-48LFXI	48 QFN	CY3250-LED16QFN	CY3250-48QFN-FK	

#### **Third Party Tools**

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under Design Support >> Development Kits/Boards.

#### **Build a PSoC Emulator into Your Board**

For details on emulating the circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, refer to application note AN2323 "Build a PSoC Emulator into Your Board".

#### Notes

- 19. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- 20. Foot kit includes surface mount feet that can be soldered to the target PCB.
- 21. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a>.



# **Ordering Information**


# **Key Device Features**

The following table lists the CY8CLED16 EZ-Color devices' key package features and ordering codes.

Table 37. Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28 Pin (210 Mil) SSOP	CY8CLED16-28PVXI	32K	2K	Yes	-40C to +85C	16	12	24	12	4	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8CLED16-28PVXIT	32K	2K	Yes	-40C to +85C	16	12	24	12	4	Yes
48 Pin (300 Mil) SSOP	CY8CLED16-48PVXI	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin (300 Mil) SSOP (Tape and Reel)	CY8CLED16-48PVXIT	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN (Punched)	CY8CLED16-48LFXI	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN (Tape and Reel) (Punched)	CY8CLED16-48LFXIT	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN (Sawn)	CY8CLED16-48LTXI	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes
48 Pin QFN (Tape and Reel) (Sawn)	CY8CLED16-48LTXIT	32K	2K	Yes	-40C to +85C	16	12	44	12	4	Yes

# **Ordering Code Definitions**





# **Document History Page**

Document Title: CY8CLED16 EZ-Color™ HB LED Controller Document Number: 001-13105								
Revision	ECN No	Origin of Change	Submission Date	Description of Change				
**	1148504	SFVTMP3	See ECN	New document (revision **).				
*A	2763950	DPT	09/29/2009	Added 48QFN package diagram (Sawn). Added Saw Marketing part number in ordering information.				
*B	2794355	XBM	10/28/2009	Added "Contents" on page 3 Updated "Development Tools" on page 7. Corrected FCPU1 and FCPU2 parameters in "AC Chip Level Specifications" on page 27.				
*C	2850593	FRE	01/14/2010	Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Replaced TRAMP (time) with SRPOWER_UP (slew rate) specification. Added note to Flash Endurance specification. Added IOH, IOL, DCILO, F32K_U, TPOWERUP, TERASEALL, TPROGRAM_HOT, and TPROGRAM_COLD specifications. Corrected the Pod Kit part numbers. Updated Development Tool Selection. Updated copyright and Sales, Solutions, and Legal Information URLs. Updated 28-Pin SSOP 48-Pin QFN (Punched), 48-Pin QFN (Sawn) package diagrams. Removed Preliminary for Final status.				



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

**PSoC®** Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2009, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-13105 Rev. \*C Revised January 15, 2010

Page 43 of 43

PSoC Designer™ and EZ-Color™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corporation.

Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.