

PS-AT65609EHW

Revision A

MICROCIRCUIT, DIGITAL, MEMORY,

8K x 8-Bit, 5V Very Low Power CMOS SRAM,

MONOLITHIC SILICON

Revision	Written by	Approved by	Date
A	M. Da Costa / JL Bossis	C. Ferre	06/11/2009

DOCUMENTATION CHANGE NOTICE

Date	Revision	Change Description
06/11/2009	A	First release

SUMMARY

1 GENERAL	5
1.1 SCOPE	5
1.2 IDENTIFICATION	5
1.3 ABSOLUTE MAXIMUM RATINGS	5
1.4 RECOMMENDED OPERATING CONDITIONS.....	5
1.5 RADIATION FEATURES.....	5
1.6 HANDLING PRECAUTIONS.....	5
2 APPLICABLE DOCUMENTS	6
3 REQUIREMENTS	6
3.1 DESIGN, CONSTRUCTION, AND PHYSICAL DIMENSIONS	6
3.1.1 Timing waveforms	6
3.1.2 Package type.....	6
3.1.3 Terminal connections	6
3.1.4 Block diagram	6
3.2 MARKING	6
3.2.1 Lead Identification.....	6
3.2.2 Component Number.....	6
3.2.3 Traceability Information.....	7
3.3 ELECTRICAL CHARACTERISTICS	7
3.4 BURN-IN TEST	7
3.4.1 Electrical circuit.....	7
3.4.2 Parameters drift value.....	7
3.5 ENVIRONMENTAL AND ENDURANCE TESTS	7
3.5.1 Electrical Circuit for Operating Life Test	7
3.5.2 Electrical Measurements at Completion of Environmental and endurance tests	7
3.5.3 Conditions for Operating Life Test.....	7
3.6 TOTAL DOSE IRRADIATION TESTING	7
3.6.1 Bias Conditions	7
3.6.2 Electrical Measurements	7
4 QUALITY ASSURANCE PROVISIONS	7
4.1 WAFER LOT VALIDATION.....	7
4.2 SAMPLING AND INSPECTION.....	8
4.3 SCREENING.....	8
4.4 QUALITY CONFORMANCE INSPECTION.....	8
4.4.1 Group A inspection.....	8
4.4.2 Group C inspection.....	8
4.4.3 Group D inspection.....	8
4.5 DELTA MEASUREMENTS	8
5 PACKAGING	8
5.1 PACKAGING REQUIREMENTS	8
6 ANNEXES.....	9
6.1 ELECTRICAL AND TIMING CHARACTERISTICS	9
6.2 PARAMETER DRIFT VALUES	18
6.3 TIMING WAVEFORMS.....	19
6.3.1 AC Test Conditions:.....	19
6.3.2 AC Test Loads Waveforms.....	19
6.3.3 Data Retention Mode.....	20
6.3.4 Write cycles	21
6.3.5 Read cycles	23
6.4 CASE OUTLINE.....	24
6.4.1 Package drawing	24

6.4.2	Terminal connections	25
6.5	BLOCK DIAGRAM AND TRUTH TABLE.....	26
6.6	POWER BURN-IN AND OPERATING LIFE TEST.....	27
6.7	TOTAL DOSE RADIATION TEST.....	29

FIGURES

FIGURE 1 - OUTPUT LOADS	19
FIGURE 2 - DATA RETENTION TIMING WAVEFORM	20
FIGURE 3 - WRITE CYCLE TIMINGS WAVEFORMS	21
FIGURE 4 - READ CYCLE TIMINGS WAVEFORMS	23
FIGURE 5 - 28 LEADS DIL SIDE-BRAZED 600 MILS PACKAGE	24
FIGURE 6 - BLOCK DIAGRAM.....	26
FIGURE 7 - ELECTRICAL CIRCUIT FOR BURN-IN AND OPERATING LIFE TEST	28
FIGURE 8 - ELECTRICAL CIRCUIT FOR TOTAL DOSE RADIATION TEST.....	29

TABLES

TABLE 1 - ELECTRICAL PERFORMANCES CHARACTERISTICS	9
TABLE 2 - WRITE CYCLE TIMING.	11
TABLE 3 - READ CYCLE TIMING.....	11
TABLE 4 - PARAMETER DRIFT VALUES	18
TABLE 5 - TERMINAL CONNECTIONS	25
TABLE 6 - TRUTH TABLE	26
TABLE 7 - BURN-IN AND LIFE TEST CONDITIONS	27

1 GENERAL

1.1 Scope

This specification details the ratings, physical and electrical characteristics, tests and inspection data of the 8K x 8-Bit SRAM named AT65609EHW. It also defines the specific requirement for space and military applications with high reliability.

1.2 Identification

Part number	Description	Access Time	Case	Level
AT65609EHW-CI40MQ	8K x 8-Bit SRAM	40 ns	28-lead DIL side-brazed 600 Mils	Mil Level B
AT65609EHW-CI40SV	8K x 8-Bit SRAM	40 ns	28-lead DIL side-brazed 600 Mils	Space Level B
AT65609EHW-CI40SR	8K x 8-Bit SRAM	40 ns	28-lead DIL side-brazed 600 Mils	Space Level B RHA

1.3 Absolute maximum ratings

Supply voltage range (V_{CC}).....	-0.5V to 7.0V DC ^(*)
DC Input voltage range (V_{IN}).....	GND-0.3V to $V_{CC} + 0.3V$ ^(*)
DC Output voltage range (V_{OUT})	GND-0.3V to $V_{CC} + 0.3V$ ^(*)
Power dissipation (P_d)	0,6 W
Storage temperature.....	-65°C to 150°C ^(*)
Maximum junction temperature (T_J).....	175°C
Thermal resistance junction to case (Θ_{JC}) :	7°C/W
Lead temperature (soldering @ 1/16 in, 10 s)	300°C

NOTE ^(*) : Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. **Exposure between recommended DC operating and absolute maximum rating conditions for extended periods may affect device reliability.**

1.4 Recommended operating conditions.

Supply voltage range (V_{CC}).....	4.5V DC to 5.5V DC
Ambient operating temperature (T_A)	-55°C to 125°C
Storage temperature.....	30°C, 20 to 65% RH, dust free, original packing

1.5 Radiation features

Tested up to a Total Dose of 300 krads (Si)
(according to MIL STD 883 Method 1019)

No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm² @ 125°C

1.6 Handling precautions

These components are susceptible to be damaged by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacturing, testing, shipment and any handling (MIL STD 883 Method 3015.3)

ESD (HBM)	> 4000 V
ESD (CDM)	> 1000 V

2 APPLICABLE DOCUMENTS

MIL-PRF-38535	Integrated Circuits, Manufacturing, General Specification for.
MIL-STD-883	Test Method Standard Microcircuits.
ASTM Standard F1192-95	Standard guide for the measurement of single event phenomena from heavy ion irradiation of semiconductor devices
JEDEC Standard EIA/JESD78	IC latch-up test
ATMEL Aerospace Products Quality Flows	

In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence.

3 REQUIREMENTS

3.1 Design, construction, and physical dimensions.

The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.1.1 Timing waveforms

The timing waveforms shall be as specified in [Timing waveforms](#) section page 19.

3.1.2 Package type

The package shall be a DIL side-brazed 600 Mils, 28 leads as specified in [Package drawing](#) section page 24. The case shall be hermetically sealed and have a ceramic body. The leads shall be brazed.

3.1.3 Terminal connections

The terminal connections shall be as specified in [Terminal connections](#) section page 25.

3.1.4 Block diagram

The block diagram and the truth table shall be as specified in [Block diagram and truth table](#) section page 26.

3.2 Marking

Each component shall be marked in respect of:


- (a) Lead Identification
- (b) Component Number
- (c) Traceability Information
- (d) Manufacturer's Component Number

3.2.1 Lead Identification

An index shall be located at the top of the package in the position defined in [Package drawing](#) section page 24.

3.2.2 Component Number

Each component shall bear the component number which shall be constituted and marked as follows :



3.2.3 Traceability Information

Each component shall be marked in respect of traceability information : lot number and date code.

3.3 Electrical characteristics

The parameters to be measured with respect of electrical characteristics are scheduled in [Electrical and timing characteristics](#) section page 9. The measurements shall be performed at $T_{amb}=22 \pm 3^{\circ}C$, $T_{high}=125 (+0/-5)^{\circ}C$ and $T_{low} = -55 (+5/-0)^{\circ}C$ respectively.

3.4 Burn-in test

3.4.1 Electrical circuit

Circuit for use in performing the power burn-in is shown in [Power burn-in and operating life test](#) section page 27, in accordance with the intent specified in test method 1015 of MIL-STD-883.

3.4.2 Parameters drift value

For space level, the parameter drift values applicable to burn-in are specified in [Parameter drift values](#) section page 18. Unless otherwise stated, measurements shall be performed at $+22 +/- 3^{\circ}C$. The parameter drift values (Δ), applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in [Electrical and timing characteristics](#) section page 9 shall not be exceeded.

3.5 Environmental and Endurance Tests

3.5.1 Electrical Circuit for Operating Life Test

The circuit for operating life testing shall be as specified for power burn in [Power burn-in and operating life test](#) section page 27.

3.5.2 Electrical Measurements at Completion of Environmental and endurance tests

The parameters to be measured are scheduled in [Electrical and timing characteristics](#) section page 9.

Unless otherwise stated, the measurements shall be performed at $t_{amb} = 22 +/- 3^{\circ}C$.

3.5.3 Conditions for Operating Life Test

The conditions for operating life testing shall be the same as those specified for power burn in.

3.6 Total dose irradiation testing

3.6.1 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in [Total dose radiation test](#), section page 29.

3.6.2 Electrical Measurements

The parameters to be measured prior to, during and on completion of irradiation texture are scheduled in [Electrical and timing characteristics](#) section page 9.

4 QUALITY ASSURANCE PROVISIONS

4.1 Wafer lot validation

Compliant with ATMEL Quality Management System.

For space level, Wafer Lot is accepted by a SEM performed according to AEQC0016 (AEQC0016 referred to MIL-Std-883 method 2018 and 21400 ESCC specification).

4.2 Sampling and inspection.

Sampling and inspection procedures shall be in accordance with MIL-PRF-38535.

4.3 Screening.

Screening equivalent to MIL-PRF-38535. Screening shall be conducted on all devices prior to qualification and technology conformance inspection

- The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in accordance with MIL-PRF-38535.
- Additional screening for space application devices shall be as specified in MIL-PRF-38535, appendix B.

4.4 Quality conformance inspection

Qualification inspection for high reliability and space level devices shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections.

4.4.1 Group A inspection.

- Tests shall be as specified in [Electrical and timing characteristics](#) section page 9.
- Subgroups 5 and 6 of table I of method 5005 of MIL STD 883 shall be omitted.
- Subgroups 7 and 8 of table I of method 5005 of MIL STD 883 shall include verifying the functionality of the device.
- O/V (latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device.
- Capacitance measurement shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failure, and all input and output terminals tested.

4.4.2 Group C inspection.

The group C inspection end-point electrical parameters shall be as specified in [in Electrical and timing characteristics](#) section page 9.

4.4.3 Group D inspection.

The group D inspection end-point electrical parameters shall be as specified in [Electrical and timing characteristics](#) section page 9.

4.5 Delta measurements

Delta measurements, as specified in [Parameter drift values](#) section page 18, shall be made and recorded before and after the required burn-in screens to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in [Parameter drift values](#) section page 18. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7 and 9.

5 PACKAGING

5.1 Packaging requirements

The requirements for packaging shall be in accordance with MIL-PRF-38535.

6 ANNEXES

6.1 Electrical and timing characteristics

TABLE 1 - Electrical performances characteristics.

Test	Symbol	Test method Mil-Std-883	Conditions $-55^{\circ}\text{C} \leq T_c \leq +125^{\circ}\text{C}$ $+4.5 \text{ V} \leq V_{cc} \leq +5.5 \text{ V}$ unless otherwise specified	Limits		Unit
				Min	Max	
Functional test 1 Nominal inputs	-	3014	Verify truth table Note 1	-	-	-
Functional test 2 Worst case inputs	-	3014	Verify truth table Note 1	-	-	-
Functional test 3 Worst case outputs	-	3014	Verify truth table Note 1	-	-	-
Functionnal test 4 Nominal inputs	-	3014	Verify truth table Note 1	-	-	-
Input clamp voltage to Vss	VIC	3008	$I_{in} = -100 \mu\text{A}$ $V_{cc} \text{ open}, V_{ss}=0$	-2	-0.2	V
Low level input current	IIL	3009	$V_{cc}=5.5\text{V}$ $V_{in}=0\text{V}$	-10	-	μA
High level input current	IIH	3010	$V_{cc}=5.5\text{V}$ $V_{in}=5.5\text{V}$	-	10	μA
High impedance output leakage current Third state 1, low level	IOZL1		$V_{in}(\overline{CS1}) = 4.5\text{V}$ $V_{in}(\overline{WE}, \overline{OE}) = 4.5\text{V}$ $V_{in}(CE) = 0\text{V}$ $V_{cc}=5.5\text{V}$ $V_{out}=0\text{V}$	-10	-	μA
High impedance output leakage current Third state 2, low level	IOZL2	-	$V_{in}(\overline{CS1}) = 0\text{V}$ $V_{in}(\overline{WE}, \overline{OE}) = 4.5\text{V}$ $V_{in}(CE) = 4.5\text{V}$ $V_{cc}=5.5\text{V}$ $V_{out}=0\text{V}$	-10	-	μA
High impedance output leakage current Third state 1, high level	IOZH1	-	$V_{in}(\overline{CS1}) = 4.5\text{V}$ $V_{in}(\overline{WE}, \overline{OE}) = 4.5\text{V}$ $V_{in}(CE) = 0\text{V}$ $V_{cc}=5.5\text{V}$ $V_{out}=5.5\text{V}$	-	10	μA
High impedance output leakage current Third state 2, high level	IOZH2	-	$V_{in}(\overline{CS1}) = 0\text{V}$ $V_{in}(\overline{WE}, \overline{OE}) = 4.5\text{V}$ $V_{in}(CE) = 4.5\text{V}$ $V_{cc}=5.5\text{V}$ $V_{out}=5.5\text{V}$	-	10	μA
Low level output voltage	VOL	3007	$I_{OL}=8\text{mA}$ $V_{cc}=4.5\text{V}$ Note 2		0.4	V
High level output voltage	VOH	3006	$I_{OH}=-4\text{mA}$ $V_{cc}=4.5\text{V}$ Note 3	2.4		V
Standby Supply Current	ICCSB	3005	$\overline{CS1} > VIH$ or $CE < VIL$ and $\overline{CS1} < VIL$		5	mA
Standby Supply Current	ICCSB1	3005	$\overline{CS1} > V_{cc}-0.3\text{V}$ or $CE < GND+0.3\text{V}$ and $\overline{CS1} < 0.2\text{V}$ Note 4		3	mA

Test	Symbol	Test method Mil-Std-883	Conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ $+4.5 \text{ V} \leq V_{\text{CC}} \leq +5.5 \text{ V}$ unless otherwise specified	Limits		Unit
				Min	Max	
Dynamic Operating Current	ICCOP	3005	$F=1/\text{TAVAV}$, $I_{\text{out}}=0 \text{ mA}$, $WE = \overline{OE} = V_{\text{CC}}$, $V_{\text{in}} = \text{GND or } V_{\text{CC}}$, $V_{\text{CC max}}$, $\overline{CS1} = V_{\text{IL}}$, $CE = V_{\text{IH}}$, Pattern = ICCACT		80	mA
Data Retention Current	ICCDR1	3005	$\overline{CS1} = V_{\text{CC}}$ or $CE = \overline{CS1} = \text{GND}$, $V_{\text{in}} = \text{GND}/V_{\text{CC}}$, $V_{\text{CC}} = 2\text{V}$ Note 4		1.5	mA
V _{CC} for data retention	VCCDR	-	Note 5	2.0		V
Operation Recovery Time	TR	-		TAVAV		ns
Chip deselect to data retention	TCDR	-	Note 5	0.0		ns
Input capacitance	C _{in}	3012	$V_{\text{in}} = 0 \text{ V}$ $T_{\text{C}} = 25^{\circ}\text{C}$ $f_{\text{IN}} = 1.0 \text{ MHz}$ Note 9		8	pF
Output capacitance	C _{out}	3012	$V_{\text{out}} = 0 \text{ V}$ $T_{\text{C}} = 25^{\circ}\text{C}$ $f_{\text{IN}} = 1.0 \text{ MHz}$ Note 9		8	pF

TABLE 2 - Write Cycle Timing.

Symbol	Test	Test method Mil-Std-883	Conditions -55°C ≤ T _C ≤ +125°C +4.5 V ≤ V _{CC} ≤ +5.5 V unless otherwise specified	Limits		Unit
				Min	Max	
T _{AVAW}	Write cycle time	3003	V _{CC} = 4.5V & 5.5V Notes 1,6	40		ns
T _{AVWL}	Address set-up time	3003	V _{CC} = 4.5V & 5.5V Notes 1,6	0		ns
T _{AVWH}	Address valid to end of write	3003	V _{CC} = 4.5V Notes 1,6	35		ns
T _{DVWH}	Data set-up time	3003	V _{CC} = 4.5V Notes 1,7	22		ns
T _{E1LWH}	<u>CS1</u> low to write end	3003	V _{CC} = 4.5V Notes 1,6	35		ns
T _{E2HWH}	CE high to write end	3003	V _{CC} = 4.5V Notes 1,6	35		ns
T _{WLQZ}	Write low to high Z	3003	V _{CC} = 4.5V & 5.5V Note 8		17	ns
T _{WLWH}	Write pulse width	3003	V _{CC} = 4.5V Notes 1,7	35		ns
T _{WHAX}	Address hold from to end of write	3003	V _{CC} = 4.5V & 5.5V Notes 1,6	3		ns
T _{WHDX}	Data hold time	3003	V _{CC} = 4.5V & 5.5V Notes 1,7	0		ns
T _{WHOX}	Write high to low Z	3003	V _{CC} = 4.5V & 5.5V Note 8	0		ns

TABLE 3 - Read Cycle Timing.

Symbol	Test	Test method Mil-Std-883	Conditions -55°C ≤ T _C ≤ +125°C +4.5 V ≤ V _{CC} ≤ +5.5 V unless otherwise specified	Limits		Unit
				Min	Max	
T _{AVAV}	Read cycle time	3003	V _{CC} = 4.5V & 5.5V Notes 1,6	40		ns
T _{AVQV}	Address access time	3003	V _{CC} = 4.5V & 5.5V Notes 1,7		40	ns
T _{AVQX}	Address valid to low Z	3003	V _{CC} = 5.5V Notes 1,6	3		
T _{E1LQV}	Chip-select1 access time	3003	V _{CC} = 4.5V Notes 1,7		40	ns
T _{E1LQX}	<u>CS1</u> low to low Z	3003	V _{CC} = 4.5V & 5.5V Note 8	3		ns
T _{E1HQZ}	<u>CS1</u> high to high Z	3003	V _{CC} = 4.5V & 5.5V Note 8		15	ns
T _{E2HQV}	Chip-select2 access time	3003	V _{CC} = 4.5V Notes 1,7		40	ns
T _{E2HQX}	CE high to low Z	3003	V _{CC} = 4.5V & 5.5V Note 8	3		ns
T _{E2LQZ}	CE low to high Z	3003	V _{CC} = 4.5V & 5.5V Note 8		15	ns
T _{GLQV}	Ouput Enable access time	3003	V _{CC} = 4.5V Notes 1,7		15	ns
T _{GLQX}	<u>OE</u> low to low Z	3003	V _{CC} = 4.5V & 5.5V Note 8	0		ns
T _{GHQZ}	<u>OE</u> high to high Z	3003	V _{CC} = 4.5V & 5.5V Note 8		10	ns

NOTES

- 1) Functional go-no-go test with the following test sequences :

FUNCTIONAL TEST 1

Pattern	Timing (ns) (a,c)	VCC (V)	VSS (V)	VIL (V)	VIH (V)	IOL (mA)	IOH (mA)	Vout comp (V)
March	105	4.5-5.5	0	0	3	0.5	-0.5	1.5
Checkerboard	105	4.5-5.5	0	0	3	0.5	-0.5	1.5
Imag	105	4.5-5.5	0	0	3	0.5	-0.5	1.5
Genbl	105	4.5	0	0	3	0.5	-0.5	1.5

FUNCTIONAL TEST 2

Pattern	Timing (ns) (a,c)	VCC (V)	VSS (V)	VIL (V)	VIH (V)	IOL (mA)	IOH (mA)	Vout comp (V)
March	105	6	0	-0.3	6.3	0.5	-0.5	1.5
March	105	4	0	-0.3	4.3	0.5	-0.5	1.5
March	105	5.5	0	0	2.2	0.5	-0.5	1.5
March	105	4.5	0	0.8	0	0.5	-0.5	1.5

FUNCTIONAL TEST 3

Pattern	Timing (ns) (a,c)	VCC (V)	VSS (V)	VIL (V)	VIH (V)	IOL (mA)	IOH (mA)	Vout comp (V)
March	105	4.5	0	0	3	8	-4	(b)


FUNCTIONAL TEST 4

Pattern	Timing (ns) (a,c)	VCC (V)	VSS (V)	VIL (V)	VIH (V)	IOL (mA)	IOH (mA)	Vout comp (V)
March	100	4.5 and 5.5V	0	0	3	0.5	-0.5	1.5
Comarch	100	4.5 and 5.5V	0	0	3	0.5	-0.5	1.5
Imag	100	4.5 and 5.5V	0	0	3	0.5	-0.5	1.5
Checkerboard	100	4.5 and 5.5V	0	0	3	0.5	-0.5	1.5


- a) a write cycle is followed by a read cycle. The time between start of write and start of read per the truth table is the specified "timing" parameter. $t_r = t_f = 5$ ns maximum
 - b) 0.4V for low output level, 2.4V for high output level
 - c) Output load 1 TTL gate equivalent + $C_L < 30$ pF
- 2) Select address inputs to produce a low level at the pin under test.
 - 3) Select address inputs to produce a high level at the pin under test.
 - 4) Measurements are performed with the memory loaded with a background of zeros, then with a background of ones, for all inputs high, then low. Only the worst case is recorded.

- 5) Data retention procedure :
 - a) Write memory with CHECKERBOARD pattern
 - b) Power down to VCC = 2V for 250ms
 - c) Restore VCC to 4.5V, wait tr, read memory and compare with original pattern
 - d) Repeat the procedure with *CHECKERBOARD* pattern
- 6) Parameter tested go-no-go during functional test 4.
- 7) Parameter measured during functional test 4 using pattern March at 4.5V and 5.5V.
- 8) Guaranteed with output loading 5pF but not tested. Characterized at initial design and after major process changes.
- 9) Guaranteed but not tested
- 10) The following pattern definitions apply :
 - a) ICCACT
Write loop pattern between Nmin and Nmax


b) MARCH



c) Checkerboard




d) Imag



Memory Size : 8192
 Data : 1010 1010
 Nmax : 8191

e) Comarch



Memory size : 8192
 Data : 1010 1010
 Nmax : 8191

f) Genbl

Write 0 background

Write 1 background

Read 1 background with \overline{OE} = VILRead 1 background with \overline{OE} = VIH (must be fail)

6.2 Parameter drift values

TABLE 4 - Parameter drift values

Test	Symbol	Test method Mil-Std-883	Conditions	Drift limits	Unit
Low level Input current	I_{IL}	As per table 1	As per table 1	1	μA
High level Input current	I_{IH}	As per table 1	As per table 1	1	μA
Output leakage Low current	I_{OZL}	As per table 1	As per table 1	1	μA
Output leakage High current	I_{OZH}	As per table 1	As per table 1	1	μA
Stand-by supply current	I_{CCSB}	As per table 1	As per table 1	0.5	mA
Stand-by supply current	I_{CCSB1}	As per table 1	As per table 1	0.3	mA
Data retention current	I_{CCDR1}	As per table 1	As per table 1	0.15	mA

NOTE: the above parameter shall be recorded before and after burn-in and life test to determine the delta.

6.3 Timing waveforms

6.3.1 AC Test Conditions:

Input Pulse Levels: GND to 3.0 V

Input Rise/Fall Times: 5 ns

Input Timing Reference Levels: 1.5V

Output Loading IOL/IOH (see Figure 1a and Figure 1b): 30pF

6.3.2 AC Test Loads Waveforms

FIGURE 1 - Output loads




Figure 1a




Figure 1b





Figure 2

Equivalent to : THEVENIN EQUIVALENT




6.3.3 Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. During data retention chip select $\overline{CS_1}$ must be held high within VCC to VCC -0.2V or, chip select CE must be held down within GND to GND +0.2V.
2. Output Enable (\overline{OE}) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
3. During power up and power-down transitions $\overline{CS_1}$ and \overline{OE} must be kept between VCC + 0.3V and 70% of VCC, or with CE between GND and GND -0.3V.
4. The RAM can begin operation > TR ns after VCC reaches the minimum operation voltages (4.5V).


FIGURE 2 - Data retention timing waveform



6.3.4 Write cycles

FIGURE 3 - Write cycle timings waveforms

Figure 3a - Write Cycle 1

 WE controlled, \overline{OE} High During Write

Figure 3b - Write Cycle 2



 WE controlled, \overline{OE} Low


Figure 3c - Write Cycle 3
 $\overline{CS_1}$ or CE controlled






NOTE : The internal write time of the memory is defined by the overlap of $\overline{CS_1}$ Low and CE HIGH and \overline{WE} LOW. Both signals must be activated to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the activated edge of the signal that terminates the write. Data out is high impedance if $\overline{OE} = V_{IH}$.

6.3.5 Read cycles

FIGURE 4 - Read cycle timings waveforms



Figure 4a - Read Cycle 1

 Address Controlled ($\overline{CS}_1 = \overline{OE}$ Low, $CE = \overline{WE}$ High)

Figure 4b - Read Cycle 2
 \overline{CS}_1 Controlled ($CE = \overline{WE}$ High)

Figure 4c - Read Cycle 3
 CE Controlled (\overline{WE} High, \overline{CS}_1 Low)


6.4 Case outline

6.4.1 Package drawing

FIGURE 5 - 28 leads DIL side-brazed 600 Mils package



Ref	Millimeters			Inches		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	3.73	3.99	4.24	0.147	0.157	0.167
A1	1.02	1.27	1.52	0.040	0.050	0.060
A2	2.47	2.73	2.98	0.0974	0.1074	0.1174
b	0.41	0.46	0.51	0.016	0.018	0.020
c	0.23	0.25	0.30	0.009	0.010	0.012
D	35.20	35.56	35.92	1.386	1.400	1.414
D1	32.89	33.02	33.15	1.295	1.300	1.305
e	2.41	2.54	2.67	0.095	0.100	0.105
e1	14.99	15.24	15.49	0.590	0.600	0.610
H			5.51			0.217
M	14.86	15.11	15.37	0.585	0.595	0.605

6.4.2 Terminal connections

TABLE 5 - Terminal connections

Case outline			
Pin Number	Name	Pin Number	Name
1	NC	15	I/O3
2	A12	16	I/O4
3	A7	17	I/O5
4	A6	18	I/O6
5	A5	19	I/O7
6	A4	20	<u>CS1</u>
7	A3	21	A10
8	A2	22	<u>OE</u>
9	A1	23	A11
10	A0	24	A9
11	I/O0	25	A8
12	I/O1	26	CE
13	I/O2	27	<u>WE</u>
14	GND	28	V _{CC}

Name	Description
A0 - A12	Addresses
CE	Chip Enable
<u>CS1</u>	Chip Select
<u>OE</u>	Output Enable
<u>WE</u>	Write Enable
I/O0 – I/O7	Data Inputs/Outputs
NC	Not connected
V _{CC}	Power
GND	Ground

6.5 Block diagram and truth table

FIGURE 6 - Block diagram




TABLE 6 - Truth table

$\overline{CS_1}$	\overline{CE}	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode
H	X	X	X	Z	Deselect / Power-Down
X	L	X	X	Z	Deselect / Power-Down
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	Z	Output Disable

Note: L=low, H=high, X=low or high, Z=high impedance

6.6 Power burn-in and operating life test


TABLE 7 - Burn-in and life test conditions

Characteristics	Symbol	Conditions	Unit
Ambient Temperature	Tamb	125 (+0/-5)	°C
Address inputs	Vin	S3 to S15 (note 1)	Vac
Select pins	CS1	0	V
	CE	Vcc	V
Control inputs	OE , WE	S1 and S2 (note 2)	Vac
Inputs/Outputs	Vin	S16 and S17	Vac
Pulse frequency	S3	330 +/- 20%	kHz
Positive Supply Voltage	VCC	5.7V (+0.1 /-0.1)	V
Negative Supply Voltage	GND	0	V

NOTES :


$$1/ S_n = \frac{1}{2} \cdot S_{n-1} \text{ for } n \geq 3$$

2/ Control Input



3/ All Inputs and Outputs shall be connected through a serial protection resistor/load of 1 kOhm as follows :


FIGURE 7 - Electrical circuit for burn-in and operating life test



6.7 Total dose radiation test.

FIGURE 8 - Electrical circuit for total dose radiation test.

Continuous bias shall be applied during irradiation testing as specified below, through a serial protection resistor/load of 5.6 kOhm.





Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
avr@atmel.com

Sales Contact
www.atmel.com/contacts

Literature Request
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATTEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATTEL'S WEB SITE, ATTEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATTEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATTEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others, are the registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.