### **General Description**

The MAX8791 is a single-phase synchronous noninverting MOSFET driver. The MAX8791 is intended to work with controller ICs like the MAX8736 or MAX8786, in multiphase notebook CPU core regulators.

The regulators can either step down directly from the battery voltage to create the core voltage, or step down from the main system supply. The single-stage conversion method allows the highest possible efficiency, while the 2-stage conversion at higher switching frequency provides the minimum possible physical size.

The low-side driver is optimized to drive 3nF capacitive loads with 4ns/8ns typical fall/rise times, and the high-side driver with 8ns/10ns typical fall/rise times. Adaptive dead-time control prevents shoot-through currents and maximizes converter efficiency.

The MAX8791 is available in a small, lead-free, 8-pin, 3mm x 3mm TQFN package.

### **Applications**

Notebooks/Desktops/Servers CPU Core Power Supplies Multiphase Step-Down Converters

### \_ Features

Single-Phase Synchronous MOSFET Driver

- 0.5Ω Low-Side On-Resistance
- 0.7Ω High-Side On-Resistance
- 8ns Propagation Delay
- 15ns Minimum Guaranteed Dead Time
- Integrated Boost "Diode"
- 2V to 24V Input Voltage Range
- Selectable Pulse-Skipping Mode
- Low-Profile TQFN Package

### **Ordering Information**

PART	TEMP	PIN-	PKG
	RANGE	PACKAGE	CODE
MAX8791GTA+	-40°C to +105°C	8 TQFN 3mm x 3mm	TQ833+1

5

2

MMd

TQFN

 $3mm \times 3mm$ 

MIXIM

MAX8791

4 DL

3 GND

6

BST


+Denotes lead-free package.

TOP VIFW

LX

DH 8

## **Pin Configuration**



## M/X/M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **Typical Operating Circuit**

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	-0.3V to +6V
SKIP to GND	
PWM to GND	0.3V to +6V
DL to GND	-0.3V to (V <sub>DD</sub> + 0.3V)
BST to GND	-0.3V to +36V
DH to LX	0.3V to (V <sub>BST</sub> + 0.3V)
BST to V <sub>DD</sub>	-0.3V to +30V
BST to LX	0.3V to +6V

Continuous Power Dissipation	
8-Pin 3mm x 3mm TQFN	
(derate 23.8mW/°C above +70°C)	1904mW
Operating Temperature Range	40°C to +105°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{DD} = \overline{SKIP} = 5V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	ТҮР	MAX	UNITS	
Input Voltage Range	V <sub>DD</sub>			4.20		5.50	V	
V <sub>DD</sub> Undervoltage	V <sub>UVLO(VDD)</sub>	Rising edge, PWM disabled below this level			3.7		V	
Lockout Threshold		Falling edge, PWM disabled below this level		3.0	3.5	4.0		
		PWM = open; after the shutdown hold time has expired			0.08	0.2	mA	
Quiescent Supply Current (V <sub>DD</sub> )	IDD	SKIP = GND, PWM = GND,LX = GND (after zero crossing)			0.25	0.5		
		$\overline{\text{SKIP}}$ = GND or V <sub>DD</sub> , PWM =	· V <sub>DD</sub> , V <sub>BST</sub> = 5V		0.6	1.5		
DRIVERS	•							
DW/M Dules Width	ton(min)	Minimum on-time			50			
PWM Pulse Width	tOFF(MIN)	Minimum off-time			300		ns	
DL Propagation Delay	tpwm-dl	PWM high to DL low			10		ns	
DH Propagation Delay	tpwm-dh	PWM low to DH low			14		ns	
DL-to-DH Dead Time	tdl-dh	DL falling to DH rising	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	15	30			
DL-10-DH Dead Time			$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	15			ns	
DH-to-DL Dead Time	t <sub>DH-DL</sub> DH f	DH falling to DL rising	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	15	30		ns	
DH-IO-DL Dead Time			$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	15				
DL Transition Time	tF_DL	Falling, 3.0nF load			12		20	
DE Transition nine	t <sub>R_DL</sub>	Rising, 3.0nF load			14		ns	
DH Transition Time	tF_DH	Falling, 3.0nF load			8		ns	
	tr_dh	Rising, 3.0nF load			10		115	
DH Driver On-Resistance	Ponyous	BST-LX forced to 5V	DH, high state (pullup)		0.9	2.5	Ω	
DH DHVer OH-Resistance	Ron(dh)	BST-LA IOICEU IO SV	DH, low state (pulldown)		0.7	2.3	52	
DL Driver On-Resistance	Ron(dl)	DL, high state (pullup) DL, low state (pulldown)			0.7	1.8	Ω	
DE Driver On-nesistance	HON(DL)				0.5	1.2		
DH Driver Source Current	IDH_SOURCE	DH forced to 2.5V, BST - LX forced to 5V			2.2		A	
DH Driver Sink Current	IDH_SINK	DH forced to 2.5V, BST - LX forced to 5V			2.7		A	
DL Driver Source Current	IDL_SOURCE	DL forced to 2.5V			2.7		A	
DL Driver Sink Current	IDL_SINK	DL forced to 2.5V			8		A	
Zero-Crossing Threshold	VZX	GND - LX, SKIP = GND			3		mV	
Boost On-Resistance	RON(BST)	$V_{DD}$ = 5V, DH = LX = GND (pulldown state), I <sub>BST</sub> = 10mA			5	12	Ω	



### **ELECTRICAL CHARACTERISTICS (continued)**


(Circuit of Figure 1,  $V_{DD} = \overline{SKIP} = 5V$ ,  $T_A = -40^{\circ}C$  to  $+105^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		High (DH = high; DL = low)	V <sub>DD</sub> - 0.4			
PWM Input Levels		Midlevel	V <sub>DD</sub> / 2 - 0.4		V <sub>DD</sub> / 2 + 0.4	V
		Low (DH = low; DL = high)			0.4	
PWM Input Current		Sink; PWM forced to VDD	-400	-200	-80	
	IPWM	Source; PWM forced to GND	80	+200	400	μA
Midlevel Shutdown Hold Time	tMID		120	300	600	ns
SKIP Input Threshold		Rising edge		1.7	2.4	v
		Falling edge	0.8	1.5		v
SKIP Input Current	ISKIP	Sink; $\overline{SKIP}$ forced to 0.8V to V <sub>DD</sub> , T <sub>A</sub> = +25°C	-4	-2	-0.5	μA
Thermal-Shutdown Threshold	T <sub>SHDN</sub>	Hysteresis = 20°C		+160		°C

Note 1: Limits are 100% production tested at  $T_A = +25^{\circ}$ C. Maximum and minimum limits over temperature are guaranteed through correlation using statistical-quality-control (SQC) methods.




(Circuit of Figure 1,  $V_{DD}$  = 5V,  $C_{DH}$  = 3nF,  $C_{DL}$  = 3nF,  $T_A$  = +25°C, unless otherwise noted.)






## Typical Operating Characteristics (continued)

(Circuit of Figure 1, V<sub>DD</sub> = 5V, C<sub>DH</sub> = 3nF, C<sub>DL</sub> = 3nF, T<sub>A</sub> = +25°C, unless otherwise noted.)





## Pin Description

PIN	NAME	FUNCTION
1	BST	Boost Flying-Capacitor Connection. Gate-drive power supply for DH high-side gate driver. Connect a $0.1\mu$ F or $0.22\mu$ F capacitor between BST and LX.
2	PWM	<ul> <li>PWM Input Pin. Noninverting DH control input from the controller IC: Logic high: DH = high (BST), DL = low (PGND).</li> <li>Midlevel: After the midlevel hold time expires, the controller enters standby mode. DH and DL pulled low.</li> <li>Logic low: DH = low (LX), DL = high (V<sub>DD</sub>) when SKIP = high.</li> <li>Internal pullup and pulldown resistors create the midlevel and prevent the controller from triggering an on-time if this input is left unconnected (not soldered properly) or driven by a high impedance.</li> </ul>
3	GND	Power Ground for the DL Gate Drivers and Analog Ground. Connect exposed pad to GND.
4	DL	PWM Low-Side Gate-Driver Output. Swings between GND and VDD. DL forced high in shutdown.
5	V <sub>DD</sub>	Supply Voltage Input for the DL Gate Drivers. Connect to 4.2V to 5.5V supply and bypass to GND with a $1\mu F$ ceramic capacitor.
6	SKIP	Pulse-Skipping Mode Pin. Enable pulse-skipping mode (zero-crossing comparator enabled) when the driver is operating in SKIP mode: $\overline{SKIP} = V_{DD}$ PWM mode $\overline{SKIP} = GND$ SKIP mode An internal pulldown current pulls the controller into the low-power pulse-skipping state if this input is left unconnected (not soldered properly) or driven by a high impedance.
7	LX	Switching Node and Inductor Connection. Low-power supply for the DH high-side gate driver. LX connects to the skip-mode zero-crossing comparator.
8	DH	External High-Side nMOSFET Gate-Driver Output. Swings between LX and BST.
—	EP	Exposed Pad. Connect to ground through multiple vias to reduce the thermal impedance.








Figure 1. Test Circuit





M/X/W




Figure 3. Typical MOSFET-Driver Application Circuit

### **Table 1. Typical Components**

DESIGNATION	QTY	COMPONENT SUPPLIERS	
NH	1 per phase	Siliconix Si4860DY	
NL	1–2 per phase	1–2 per phase Siliconix Si4336DY	
BST Capacitor (C <sub>BST</sub> )	1 per phase	0.1µF or 0.22µF ceramic capacitor	
Schottky Diode	ottky Diode Optional 3A, 40V Schottky diode		
Inductor (L1)	tor (L1) 1 per phase 0.36μH, 26A, 0.9mΩ power inductor		
Output Capacitors (C <sub>OUT</sub> )	1–2 per phase	330 $\mu$ F, 6m $\Omega$ per phase	
Input Capacitors (CIN)	1–2 per phase	10µF, 25V X5R ceramic capacitors	

### **Detail Description**

The MAX8791 single-phase gate driver, along with the MAX8736 or MAX8786 multiphase controllers, provide flexible multiphase CPU core-voltage supplies. The low driver resistance allows up to 7A output peak current. Each MOSFET driver in the MAX8791 is capable of driving 3nF capacitive loads with only 9ns propagation delay and 4ns/8ns (typ) fall/rise times, allowing operation up to 3MHz per phase. Larger capacitive loads are allowable but result in longer propagation and transition times. Adaptive dead-time control prevents shoot-through currents and maximizes converter efficiency while allowing operation with a variety of MOSFETs and PWM controllers. An input undervoltage lockout (UVLO) circuit allows proper power-on sequencing.

#### **PWM Input**

**MAX8791** 

The drivers for the MAX8791 are disabled—DH and DL pulled low—if the PWM input remains in the midlevel window for at least 300ns (typ). Once the PWM signal is driven high or low, the MAX8791 immediately exits the low-current shutdown state and resumes active operation. Outside the shutdown state, the drivers are enabled based on the rising and falling thresholds specified in the *Electrical Characteristics*.

#### **MOSFET Gate Drivers (DH, DL)**

The high-side driver (DH) has a  $0.9\Omega$  sourcing resistance and  $0.7\Omega$  sinking resistance, resulting in 2.2A peak sourcing current and 2.7A peak sinking current with a 5V supply voltage. The low-side driver (DL) has a typical  $0.7\Omega$  sourcing resistance and  $0.3\Omega$  sinking resistance, yielding 2.7A peak sourcing current and 8A peak sinking current. This reduces switching losses,








Figure 4. Overview Block Diagram

making the MAX8791 ideal for both high-frequency and high output-current applications.

#### Adaptive Shoot-Through Protection

The DH and DL drivers are optimized for driving moderately sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in the notebook CPU environment, where a large VIN - VOUT differential exists. Two adaptive dead-time circuits monitor the DH and DL outputs and prevent the opposite-side FET from turning on until the other is fully off. The MAX8791 constantly monitors the low-side driver output (DL) voltage, and only allows the high-side driver to turn on only when DL drops below the adaptive threshold. Similarly, the controller monitors the high-side driver output (DH), and prevents the low side from turning on until DH falls below the adaptive threshold before allowing DL to turn on.

The adaptive driver dead time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the DL and DH drivers to the MOSFET gates for the adaptive deadtime circuits to work properly; otherwise, the sense circuitry in the MAX8791 interprets the MOSFET gates as off while charge actually remains. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1in from the driver).

#### **Internal Boost Switch**

The MAX8791 uses a bootstrap circuit to generate the necessary drive voltage to fully enhance the high-side n-channel MOSFET. The internal p-channel MOSFET creates an ideal diode, providing a low voltage drop between  $V_{DD}$  and BST.

The selected high-side MOSFET determines appropriate boost capacitance values ( $C_{BST}$  in Figure 1), according to the following equation:

#### $C_{BST} = Q_{GATE} / \Delta V_{BST}$

where Q<sub>GATE</sub> is the total gate charge of the high-side MOSFET and  $\Delta V_{BST}$  is the voltage variation allowed on the high-side MOSFET driver. Choose  $\Delta V_{BST} = 0.1V$  to 0.2V when determining C<sub>BST</sub>. The boost flying capacitor



should be a low equivalent-series resistance (ESR) ceramic capacitor.

#### 5V Bias Supply (VDD)

 $V_{DD}$  provides the supply voltage for the internal logic circuits. Bypass  $V_{DD}$  with a  $1\mu F$  or larger ceramic capacitor to GND to limit noise to the internal circuitry. Connect these bypass capacitors as close as possible to the IC.

#### Input Undervoltage Lockout

When  $V_{DD}$  is below the UVLO threshold, DH and DL are held low. Once  $V_{DD}$  is above the UVLO threshold and while PWM is low, DL is driven high and DH is driven low. This prevents the output of the converter from rising before a valid PWM signal is applied.

#### Low-Power Pulse Skipping

The MAX8791 enters into low-power pulse-skipping mode when SKIP is pulled low. In skip mode, an inherent automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. A zero-crossing comparator truncates the low-side switch on-time at the inductor current's zero crossing. The comparator senses the voltage across LX and GND. Once VLX - VGND drops below the zero-crossing comparator threshold (see the *Electrical Characteristics*), the comparator forces DL low. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation. The PFM/PWM crossover occurs when the load current of each phase is equal to 1/2 the peak-to-peak ripple current, which is a function of the inductor value. For a battery input range of 7V to 20V, this threshold is relatively constant, with only a minor dependence on the input voltage due to the typically low duty cycles. The switching waveforms may appear noisy and asynchronous when light loading activates the pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency.

### **Applications Information**

#### **Power-MOSFET Selection**

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (> 20V) AC adapters. Low-current applications usually require less attention. The high-side MOSFET (N<sub>H</sub>) must be able to dissipate the resistive losses plus the switching losses at both VIN(MIN) and VIN(MAX). Calculate both these sums. Ideally, the losses at VIN(MIN) should be roughly equal to losses at VIN(MAX), with lower losses in between. If the losses at VIN(MIN) are significantly higher than the losses at VIN(MAX), consider increasing the size of N<sub>H</sub>

(reducing R<sub>DS(ON)</sub> but increasing C<sub>GATE</sub>). Conversely, if the losses at V<sub>IN(MAX</sub>) are significantly higher than the losses at V<sub>IN(MIN)</sub>, consider reducing the size of N<sub>H</sub> (increasing R<sub>DS(ON</sub>) but reducing C<sub>GATE</sub>). If V<sub>IN</sub> does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses. Choose a low-side MOSFET that has the lowest possible on-resistance (R<sub>DS(ON)</sub>), comes in a moderate-sized package (i.e., one or two 8-pin SOs, DPAK, or D2PAK), and is reasonably priced. Ensure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-to-drain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems can occur.

#### **MOSFET** Power Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N<sub>H</sub>), the worstcase power dissipation due to resistance occurs at the minimum input voltage:

PD (N<sub>H</sub> RESISTIVE) = 
$$\left(\frac{V_{OUT}}{V_{IN}}\right) \left(\frac{I_{LOAD}}{\eta_{TOTAL}}\right)^2 R_{DS(ON)}$$

where  $\eta_{TOTAL}$  is the total number of phases. Generally, a small high-side MOSFET is desired to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package-power dissipation often limits how small the MOSFETs can be. Again, the optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not usually become an issue until the input is greater than approximately 15V.

Calculating the power dissipation in high-side MOSFETs ( $N_H$ ) due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PCB layout characteristics.

The following switching-loss calculation provides only a very rough estimate and is no substitute for prototype evaluation, preferably including verification using a thermocouple mounted on  $N_{\rm H}$ :

PD (N<sub>H</sub> SWITCHING) = 
$$\left(\frac{V_{IN(MAX)}I_{LOAD}f_{SW}}{n_{TOTAL}}\right)\left(\frac{Q_{G(SW)}}{I_{GATE}}\right) + \frac{C_{OSS}V_{IN}^{2}f_{SW}}{2}$$

9

where C<sub>OSS</sub> is the N<sub>H</sub> MOSFET's output capacitance,  $Q_{G(SW)}$  is the charge needed to turn on the high-side MOSFET, and I<sub>GATE</sub> is the peak gate-drive source/sink current (5A typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied due to the squared term in the switching-loss equation above. If the high-side MOSFET chosen for adequate  $R_{DS(ON)}$  at low battery voltages becomes extraordinarily hot when biased from  $V_{IN(MAX)}$ , consider choosing another MOSFET with lower parasitic capacitance.

For the low-side MOSFET (NL), the worst-case power dissipation always occurs at the maximum input voltage:

PD (NL RESISTIVE) = 
$$\left[1 - \left(\frac{V_{OUT}}{V_{IN(MAX)}}\right)\right] \left(\frac{I_{LOAD}}{\eta_{TOTAL}}\right)^2 R_{DS(ON)}$$

The worst case for MOSFET power dissipation occurs under heavy load conditions that are greater than  $I_{LOAD(MAX)}$ , but are not quite high enough to exceed the current limit and cause the fault latch to trip. The MOSFETs must have a good-sized heatsink to handle the overload power dissipation. The heat sink can be a large copper field on the PCB or an externally mounted device.

An optional Schottky diode only conducts during the dead time when both the high-side and low-side MOSFETs are off. Choose a Schottky diode with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time, and a peak current rating higher than the peak inductor current. The Schottky diode must be rated to handle the average power dissipation per switching cycle. This diode is optional and can be removed if efficiency is not critical.

#### IC Power Dissipation and Thermal Considerations

Power dissipation in the IC package comes mainly from driving the MOSFETs. Therefore, it is a function of both switching frequency and the total gate charge of the selected MOSFETs. The total power dissipation when both drivers are switching is given by:

 $PD(IC) = I_{BIAS} \times 5V$ 

where I<sub>BIAS</sub> is the bias current of the 5V supply calculated in the 5V Bias Supply (V<sub>DD</sub>) section. The rise in die temperature due to self-heating is given by the following formula:

$$\Delta T_J = \Theta_{JA} \times PD(IC)$$

where PD(IC) is the power dissipated by the device, and  $\Theta_{JA}$  is the package's thermal resistance. The typical thermal resistance is 42°C/W for the 3mm x 3mm TQFN package.

#### Avoiding dV/dt Turning on the Low-Side MOSFET

At high input voltages, fast turn-on of the high-side MOSFET can momentarily turn on the low-side MOSFET due to the high dV/dt appearing at the drain of the low-side MOSFET. The high dV/dt causes a current flow through the Miller capacitance (C<sub>RSS</sub>) and the input capacitance (C<sub>ISS</sub>) of the low-side MOSFET. Improper selection of the low-side MOSFET that results in a high ratio of C<sub>RSS</sub>/C<sub>ISS</sub> makes the problem more severe. To avoid this problem, minimize the ratio of C<sub>RSS</sub>/C<sub>ISS</sub> when selecting the low-side MOSFET. Adding a 1 $\Omega$  to 4.7 $\Omega$  resistor between BST and C<sub>BST</sub> can slow the high-side MOSFET turn-on. Similarly, adding a small capacitor from the gate to the source of the high-side MOSFET has the same effect. However, both methods work at the expense of increased switching losses.

#### **Layout Guidelines**

The MAX8791 MOSFET driver sources and sinks large currents to drive MOSFETs at high switching speeds. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the MAX8791:

- 1) Place all decoupling capacitors as close as possible to their respective IC pins.
- Minimize the length of the high-current loop from the input capacitor, the upper switching MOSFET, and the low-side MOSFET back to the input-capacitor negative terminal.
- Provide enough copper area at and around the switching MOSFETs and inductors to aid in thermal dissipation.
- 4) Connect GND of the MAX8791 as close as possible to the source of the low-side MOSFETs.

A sample layout is available in the MAX8786 evaluation kit.


**Chip Information** 

TRANSISTOR COUNT: 1228 PROCESS: BICMOS



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

is a registered trademark of Maxim Integrated Products, Inc.

\_ 11