## 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA

#### **FEATURES**

- VDD/VDDQ = 2.5V/2.5V or 2.5V/1.8V.
- LVCMOS compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
  - -. CAS latency (1, 2 & 3).
  - -. Burst length (1, 2, 4, 8 & Full page).
  - -. Burst type (Sequential & Interleave).
- · EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation.
- · Special Function Support.
  - -. PASR (Partial Array Self Refresh).
  - -. Internal TCSR (Temperature Compensated Self Refresh)
- · DQM for masking.
- · Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- 2 /CS Support.
- 2Chips DDP 54Balls FBGA( -YXXX -Pb, -PXXX -Pb Free).

#### **GENERAL DESCRIPTION**

The K4S51153LF is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

#### ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package		
K4S51163LF-Y(P)C/L/F75	133MHz(CL3), 111MHz(CL2)		EA EDOA DE		
K4S51163LF-Y(P)C/L/F1H	111MHz(CL2)	LVCMOS	54 FBGA Pb (Pb Free)		
K4S51163LF-Y(P)C/L/F1L	111MHz(CL=3)*1, 83MHz(CL2)		(. 5 . 100)		

<sup>-</sup> Y(P)C/L/F : Normal / Low Power, Commercial Temperature(-25°C ~ 70°C)

#### NOTES:


- 1. In case of 40MHz Frequency, CL1 can be supported.
- 2. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific pur pose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

## **Address configuration**

Organization	Bank	Row	Column Address	
32M x16	BA0,BA1	A0 - A12	A0 - A8	



## **FUNCTIONAL BLOCK DIAGRAM**







# **Package Dimension and Pin Configuration**








54Ball(6x9) FBGA									
	1	2	3	7	8	9			
Α	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD			
В	DQ14	DQ13	VDDQ	VSSQ	DQ2	DQ1			
С	DQ12	DQ11	VSSQ	VDDQ	DQ4	DQ3			
D	DQ10	DQ9	VDDQ	VSSQ	DQ6	DQ5			
Е	DQ8	CS1	VSS	VDD	LDQM	DQ7			
F	UDQM	CLK	CKE	CAS	RAS	WE			
G	A12	A11	A9	BA0	BA1	CS0			
Н	A8	A7	A6	A0	A1	A10			
J	VSS	A5	A4	А3	A2	VDD			



Pin Name	Pin Function
CLK	System Clock
<u>CS</u> 0 ~ 1	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VSSQ	Data Output Power/Ground

< Top View $^{*2}$  >

#A1 Ball Origin Indicator



[U	ni	t٠r	nr	m
L۷	• ••	٠	• • •	• •

Symbol	Min	Тур	Max
Α	1.00	1.10	1.20
A <sub>1</sub>	0.27	0.32	0.37
Е	-	11.5	-
E <sub>1</sub>	-	6.40	-
D	-	10.0	-
D <sub>1</sub>	-	6.40	-
е	-	0.80	-
b	0.45	0.50	0.55
Z	-	-	0.10



## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 3.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 3.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1.0	W
Short circuit current	los	50	mA

#### NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to  $70^{\circ}C$  )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd	2.3	2.5	2.7	V	
	VDDQ	2.3	2.5	2.7	V	
	VDDQ	1.65	-	2.7	V	1
Input logic high voltage	ViH	0.8 x VDDQ	-	VDDQ + 0.3	V	2
Input logic low voltage	VIL	-0.3	0	0.3	V	3
Output logic high voltage	Voн	VDDQ -0.2	-	-	V	Iон = -0.1mA
Output logic low voltage	Vol	-	-	0.2	V	IoL = 0.1mA
Input leakage current	lu	-2	-	2	uA	4

#### NOTES:

## **CAPACITANCE** (VDD = 2.5V, TA = $23^{\circ}C$ , f = 1MHz, VREF = $0.9V \pm 50$ mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	Ссік	3.0	6.0	pF	
RAS, CAS, WE, CKE	CIN	3.0	6.0	pF	
<u>cs</u>	CIN	1.5	3.0	pF	
DQM	CIN	3.0	6.0	pF	
Address	CADD	3.0	6.0	pF	
DQ0 ~ DQ15	Соит	6.0	10.0	pF	



 <sup>1.</sup> Samsung can support VDDQ 2.5V(in general case) and 1.8V(in specific case) for VDD 2.5V products. Please contact to the memory marketing team in Samsung Electronics when considering the use of VDDQ 1.8V(Min 1.65V).
 2. VIH (max) = 3.0V AC. The overshoot voltage duration is ≤ 3ns.
 3. VIL (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.
 4. Any input 0V ≤ VIN ≤ VDDQ.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs. 5. Dout is disabled,  $0V \le VOUT \le VDDQ$ .

## **DC CHARACTERISTICS**

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to  $70^{\circ}C$ )

<b>D</b> amana dan	0	Test Condition				Version		1114	Note
Parameter	Symbol	lest	rest condition			-1H	-1L	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst length = 1 $tRc \ge tRc(min)$ tRc = 0 mA			70	70	65	mA	1
Precharge Standby Current in	Icc2P	CKE ≤ VIL(max), tcc = 10ns				1.0	•	A	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max	(), tcc = 0	0		1.0		- mA	
Precharge Standby Current	Icc2N	CKE $\geq$ VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = 10ns nput signals are changed one time during 20ns				20		- mA	
in non power-down mode		CKE ≥ VIH(min), CLK Input signals are stable		x), tcc = ∞		10		IIIA	
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc = 10ns			8			mA	
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max	CKE & CLK ≤ VIL(max), tcc = ∞			4			
Active Standby Current in non power-down mode	Icc3N		CKE $\geq$ VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = 10ns Input signals are changed one time during 20ns			45			
(One Bank Active)	Icc3NS	CKE $\geq$ VIH(min), CLK $\leq$ VIL(max), tcc = $\infty$ Input signals are stable			30			mA	
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tccp = 2CLKs			110	100	100	mA	1
Refresh Current	Icc5	trc ≥ trc(min)			160	150	130	mA	2
				-C		1500	Ш		4
				-L	1200			- uA	5
Calf Defreeb Correct	loof	CKE < 0.2V		Internal TCSR	Max 4	40 ľ	lax 70	°C	3
Self Refresh Current	Icc6	CKE ≤ 0.2V	-F	Full Array	900	1	1200		
				1/2 of Full Array	800	1	900	uA	6
		1/4 of Full Array		700	)	800			

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. Internal TCSR can be supported(In commercial Temp : Max 40°C/Max 70°C).
- 4. K4S51153LF-Y(P)C\*\*
- 5. K4S51153LF-Y(P)L\*\*
- 6. K4S51153LF-Y(P)F\*\*
- 7. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



## AC OPERATING TEST CONDITIONS(VDD = $2.5V \pm 0.2V$ , TA = -25 to $70^{\circ}C$ )

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.9 x VDDQ / 0.2	٧
Input timing measurement reference level	0.5 x Vddq	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x Vddq	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit

## **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter	S.	m h a l		Version		Unit	Note	
Farameter	Зу	mbol	-75	-1H	-1L	Onit	NOTE	
Row active to row active delay	trr	D(min)	15	18	18	ns	1	
RAS to CAS delay	trc	D(min)	18	18	24	ns	1	
Row precharge time	tre	r(min)	18	18	24	ns	1	
Row active time	tra	s(min)	45	50	60	ns	1	
Row active time	tras	s(max)		100		us		
Row cycle time	tro	c(min)	63 68 84		84	ns	1	
Last data in to row precharge	trd	L(min)	2		!	CLK	2	
Last data in to Active delay	tDA	L(min)		tRDL + tRP		-	3	
Last data in to new col. address de	lay tco	L(min)		1		CLK	2	
Last data in to burst stop	stop tbdL(min)		1		CLK	2		
Col. address to col. address delay	tcc	D(min)	1		1		4	
Number of valid output data	CAS laten	cy=3	2					
Number of valid output data	CAS laten	cy=2	1		ea	5		
Number of valid output data	CAS laten	cy=1			0			

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Danner	_	Cumbel	-	75		IH		1L	Unit	Note
Paramete	er	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS latency=3	tcc	7.5		9.0		9.0			
CLK cycle time	CAS latency=2	tcc	9.0	1000	9.0	1000	12	1000	ns	1
CLK cycle time	CAS latency=1	tcc	-		-		25			
CLK to valid output delay	CAS latency=3	tsac		5.4		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		8	ns	1,2
CLK to valid output delay	CAS latency=1	tsac		-		-		20		
Output data hold time	CAS latency=3	tон	2.5		2.5		2.5			
Output data hold time	CAS latency=2	tон	2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=1	tон	-		-		2.5			
CLK high pulse width		tсн	2.5		3.0		3.0		ns	3
CLK low pulse width		tcL	2.5		3.0		3.0		ns	3
Input setup time		tss	2.0		2.5		2.5		ns	3
Input hold time		tsн	1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tslz	1		1		1		ns	2
	CAS latency=3			5.4		7		7		
CLK to output in Hi-Z	CAS latency=2	tsHZ		7		7		8	ns	
	CAS latency=1			-		-		20		



<sup>1.</sup> Parameters depend on programmed CAS latency.

<sup>2.</sup> If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

<sup>3.</sup> Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

#### SIMPLIFIED TRUTH TABLE

С	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	<b>BA</b> 0,1	A10/AP	A12,A11, A9 ~ A0	Note
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COL	DE	1, 2
	Auto Refres	sh	Н	Н	L	L	L	Н	х		Х		3
Refresh		Entry		L	_	_	L	11	^		^		3
Reliesii	Self Refresh	Exit	L	Н	L	Н	Н	Н	х		Х		3
		LAIL	_	'''	Н	Х	Х	Х			^		3
Bank Active & Ro	ow Addr.		Н	Х	L	L	Н	Н	Х	V	Row A	Address	
Read &		arge Disable						Н	· ·	V	L	Column	4
Column Address	Auto Precha	arge Enable	Н	Х	L	Н	L	Н	Х	V	Н	Address (A0~A8)	4, 5
Write &		arge Disable	. Н						· ·	.,	L	Column	4
Column Address	Auto Precha	arge Enable		X	L	Н	L	L	Х	V		Address (A0~A8)	4, 5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank Selec	ank Selection		Х	L	L	Н	L	Х	V	L	Х	
Precharge	All Banks		H	^	_	_	П		^	Х	Н	^	
		Entry	Н	L	Н	Х	Х	Х	Х				
Clock Suspend of Active Power Do		Litty	''	_	L	V	V	V	^		Х		
		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	Х				
Precharge Powe	r Down	Litty	''	_	L	Н	Н	Н	^		Х		
Mode		Exit	L	Н	Н	Х	Х	Х	х		^		
		EXIL	L	П	L	V	٧	V	^				
DQM	DQM					Х			V		Х		7
No Operation Co	mmand		Н	Х	Н	Х	Х	Х	х		Х		
INO Operation Co	minanu		П	^	L	Н	Н	Н	^		^		

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

#### NOTES:

1. OP Code: Operand Code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are the same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

Partial self refresh can be issued only after setting partial self refresh mode of EMRS.

- 4. BA0 ~ BA1 : Bank select addresses.
- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



## A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A12 ~ A10/AP	<b>A9</b> *2	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	Α0
Function	"0" Setting for Normal MRS	RFU <sup>*1</sup>	W.B.L	Test	Mode	CA	S Late	ncy	ВТ	Bu	rst Len	gth

## **Normal MRS Mode**

	-	Test Mode		CA	S Late	ency		Burst	Туре			Bur	st Length	
A8	A7	Туре	A6	A5	A4	Latency	А3		Туре	A2	<b>A</b> 1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sec	quential	0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave		0	0	1	2	2
1	0	Reserved	0	1	0	2	Mode		Select	0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	BA0	Mode	0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved				1	0	0	Reserved	Reserved
А9		Length	1	0	1	Reserved	0	0	Setting for Nor-	1	0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved		U	mal MRS	1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page*3	Reserved

Register Programmed with Extended MRS

Address	BA1	BA0	A12 ~ A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	A0
Function	Mode	Select		RFU*1			D	S	RF	·U*1		PASR	

# EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

		Mode Selec	;t			Driv	er Stre	ength		PASR						
BA1	BA0		Mode		A6	A5	Driv	er Strength	A2	<b>A</b> 1	A0	Size of Refreshed Array				
0	0	No	rmal MRS		0	0		Full	0	0	0	Full Array				
0	1	F	eserved		0	1	1/2		0	0	1	1/2 of Full Array				
1	0	EMRS fo	r Mobile SDR.	AM	1	0	Reserved		0	1	0	1/4 of Full Array				
1	1	F	Reserved		1	1	R	Reserved	0	1	1	Reserved				
			Reserved A	Addres	SS				1	0	0	Reserved				
A12~A	10/AP	A9	A8	Α	7	А	4	А3	1	0	1	Reserved				
	0	0	0	(	)	(	)	0	1	1	0	Reserved				
	-	-			-		-		1	1	1	Reserved				

- 1. RFU(Reserved for future use) should stay "0" during MRS cycle.
  2. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
  3. Full Page Length x16: 64Mb(256), 128Mb(512),256Mb(512),512Mb(1024)




## **Partial Array Self Refresh**

- 1. In order to save power consumption, Mobile SDRAM has PASR option.
- 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode: Full Array, 1/2 of Full Array and 1/4 of Full Array.

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1



- Full Array

- 1/2 Array

- 1/4 Array



Partial Self Refresh Area

## **Temperature Compensated Self Refresh**

- 1. In order to save power consumption, Mobile-DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range: Max 40 °C and Max 70 °C.
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

			Self Refresh	Current (Icc6)		
Temperature Range	- C	- L		- F		Unit
	- 0	L	Full Array	1/2 of Full Array	1/4 of Full Array	
Max 70 °C	1500	1200	1200	900	800	uA
Max 40 °C	1500	1200	900	800	700	uA

## **B. POWER UP SEQUENCE**

- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

EMRS cycle is not mandatory and the EMRS command needs to be issued only when DS or PASR is used.

The default state without EMRS command issued is full driver strength and full array refreshed.

The device is now ready for the operation selected by EMRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



## **C. BURST SEQUENCE**

## 1. BURST LENGTH = 4

Initial	Address		Sogu	ential		Interleave						
A1	Α0		Sequ	entiai			inter	ieave				
0	0	0	1	2	3	0	1	2	3			
0	1	1	2	3	0	1	0	3	2			
1	0	2	3	0	1	2	3	0	1			
1	1	3	0	1	2	3	2	1	0			

## 2. BURST LENGTH = 8

Init	ial Addr	ess				Sogu	ential							Intor	leave			
A2	<b>A</b> 1	A0	<del> </del>			Sequ	Cilliai							men	leave			
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

