REJ09B0162-0110

Everywhere you imagine. RENESAS

16/32

M32C/88 Group (M32C/88T)

Hardware Manual

RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER

M16C FAMILY / M32C/80 SERIES

Hardware Manual

Before using this material, please visit our website to verify that this is the most current document available.

Rev. 1.10
Revision Date: Oct. 18, 2005

Renesas Technology
www.renesas.com

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
   The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
   Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

How to Use This Manual

1. Introduction

This hardware manual provides detailed information on the M32C/88 Group (M32C/88T) microcomputer.
Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers.

2. Register Diagram

The symbols, and descriptions, used for bit function in each register are shown below.



*1

Blank: Set to "0" or "1" according to the application

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only

WO: Write only

–: Nothing is assigned

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

• Nothing is assigned

Nothing is assigned to the bit concerned. As the bit may be use for future functions, set to "0" when writing to this bit.

• Do not set a value

The operation is not guaranteed when a value is set.

• Function varies depending on mode of operation

Bit function varies depending on peripheral function mode.
Refer to respective register for each mode.

3. M16C Family Documents

The following documents were prepared for the M16C family. (1)

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, timing charts)
Software Manual	Detailed description of assembly instructions and microcomputer performance of each instruction
Application Note	• Application examples of peripheral functions • Sample programs • Introduction to the basic functions in the M16C family • Programming method with Assembly and C languages
RENESAS TECHNICAL UPDATE	Preliminary report about the specification of a product, a document, etc.

NOTES :

1. Before using this material, please visit the our website to verify that this is the most current document available.

Table of Contents

Quick Reference by Address

Address	Register	Page
0000₁₆		
0001₁₆		
0002₁₆		
0003₁₆		
0004₁₆	Processor Mode Register 0 (PM0)	51
0005₁₆	Processor Mode Register 1 (PM1)	52
0006₁₆	System Clock Control Register 0 (CM0)	56
0007₁₆	System Clock Control Register 1 (CM1)	57
0008₁₆		
0009₁₆	Address Match Interrupt Enable Register (AIER)	98
000A₁₆	Protect Register (PRCR)	78
000B₁₆		
000C₁₆	Main Clock Division Register (MCD)	58
000D₁₆	Oscillation Stop Detection Register (CM2)	59
000E₁₆	Watchdog Timer Start Register (WDTS)	104
000F₁₆	Watchdog Timer Control Register (WDC)	
0010₁₆ 0011₁₆ 0012₁₆	Address Match Interrupt Register 0 (RMAD0)	98
0013₁₆	Processor Mode Register 2 (PM2)	62
0014₁₆ 0015₁₆ 0016₁₆	Address Match Interrupt Register 1 (RMAD1)	98
0017₁₆		
0018₁₆ 0019₁₆ 001A₁₆	Address Match Interrupt Register 2 (RMAD2)	98
001B₁₆		
001C₁₆ 001D₁₆ 001E₁₆	Address Match Interrupt Register 3 (RMAD3)	98
001F₁₆		
0020₁₆		
0021₁₆		
0022₁₆		
0023₁₆		
0024₁₆		
0025₁₆		
0026₁₆	PLL Control Register 0 (PLC0)	61
0027₁₆	PLL Control Register 1 (PLC1)	
0028₁₆ 0029₁₆ 002A₁₆	Address Match Interrupt Register 4 (RMAD4)	98
002B₁₆		
002C₁₆ 002D₁₆ 002E₁₆	Address Match Interrupt Register 5 (RMAD5)	98
002F₁₆		

Address	Register	Page
0030₁₆		
0031₁₆		
0032₁₆		
0033₁₆		
0034₁₆		
0035₁₆		
0036₁₆		
0037₁₆		
0038₁₆ 0039₁₆ 003A₁₆	Address Match Interrupt Register 6 (RMAD6)	98
003B₁₆		
003C₁₆ 003D₁₆ 003E₁₆	Address Match Interrupt Register 7 (RMAD7)	98
003F₁₆		
0040₁₆		
0041₁₆		
0042₁₆		
0043₁₆		
0044₁₆		
0045₁₆		
0046₁₆		
0047₁₆		
0048₁₆		
0049₁₆		
004A₁₆		
004B₁₆		
004C₁₆		
004D₁₆		
004E₁₆		
004F₁₆		
0050₁₆		
0051₁₆		
0052₁₆		
0053₁₆		
0054₁₆		
0055₁₆	Flash Memory Control Register 1 (FMR1)	375
0056₁₆		
0057₁₆	Flash Memory Control Register 0 (FMR0)	374
0058₁₆		
0059₁₆		
005A₁₆		
005B₁₆		
005C₁₆		
005D₁₆		
005E₁₆		
005F₁₆		

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
006016		
006116		
006216		
006316		
006416		
006516		
006616		
006716		
006816	DMA0 Interrupt Control Register (DM0IC)	
006916	Timer B5 Interrupt Control Register (TB5IC)	
006A16	DMA2 Interrupt Control Register (DM2IC)	
006B16	UART2 Receive /ACK Interrupt Control Register (S2RIC)	
006C16	Timer A0 Interrupt Control Register (TA0IC)	
006D16	UART3 Receive /ACK Interrupt Control Register (S3RIC)	
006E16	Timer A2 Interrupt Control Register (TA2IC)	
006F16	UART4 Receive /ACK Interrupt Control Register (S4RIC)	
007016	Timer A4 Interrupt Control Register (TA4IC)	
007116	UART0 Bus Conflict Detect Interrupt Control Register (BCN0IC)/ UART3 Bus Conflict Detect Interrupt Control Register (BCN3IC)	87
007216	UART0 Receive/ACK Interrupt Control Register (S0RIC)	
007316	A/D0 Conversion Interrupt Control Register (AD0IC)	
007416	UART1 Receive/ACK Interrupt Control Register (S1RIC)	
007516	Intelligent I/O Interrupt Control Register 0 (IIO0IC)/ CAN Interrupt 3 Control Register (CAN3IC)	
007616	Timer B1 Interrupt Control Register (TB1IC)	
007716	Intelligent I/O Interrupt Control Register 2 (IIO2IC)	
007816	Timer B3 Interrupt Control Register (TB3IC)	
007916	Intelligent I/O Interrupt Control Register 4 (IIO4IC)	
007A16	INT5 Interrupt Control Register (INT5IC)	88
007B16	CAN Interrupt 8 Control Register (CAN8IC)	87
007C16	INT3 Interrupt Control Register (INT3IC)	88
007D16	Intelligent I/O Interrupt Control Register 8 (IIO8IC)	87
007E16	INT1 Interrupt Control Register (INT1IC)	88
007F16	Intelligent I/O Interrupt Control Register 10 (IIO10IC)/ CAN Interrupt 1 Control Register (CAN1IC)	87
008016		
008116	CAN Interrupt 2 Control Register (CAN2IC)	87
008216		
008316		
008416		
008516		
008616		
008716		
008816	DMA1 Interrupt Control Register (DM1IC)	
008916	UART2 Transmit /NACK Interrupt Control Register (S2TIC)	
008A16	DMA3 Interrupt Control Register (DM3IC)	
008B16	UART3 Transmit /NACK Interrupt Control Register (S3TIC)	
008C16	Timer A1 Interrupt Control Register (TA1IC)	
008D16	UART4 Transmit /NACK Interrupt Control Register (S4TIC)	
008E16	Timer A3 Interrupt Control Register (TA3IC)	
008F16	UART2 Bus Conflict Detect Interrupt Control Register (BCN2IC)	

Address	Register	Page
009016	UART0 Transmit /NACK Interrupt Control Register (S0TIC)	
009116	UART1 Bus Conflict Detect Interrupt Control Register (BCN1IC)/ UART4 Bus Conflict Detect Interrupt Control Register (BCN4IC)	
009216	UART1 Transmit/NACK Interrupt Control Register (S1TIC)	
009316	Key Input Interrupt Control Register (KUPIC)	
009416	Timer B0 Interrupt Control Register (TB0IC)	
009516	Intelligent I/O Interrupt Control Register 1 (IIO1IC)/ CAN Interrupt 4 Control Register (CAN4IC)	87
009616	Timer B2 Interrupt Control Register (TB2IC)	
009716	Intelligent I/O Interrupt Control Register 3 (IIO3IC)/ CAN Interrupt 7 Control Register (CAN7IC)	
009816	Timer B4 Interrupt Control Register (TB4IC)	
009916	CAN Interrupt 5 Control Register (CAN5IC)	
009A16	INT4 Interrupt Control Register (INT4IC)	88
009B16		
009C16	INT2 Interrupt Control Register (INT2IC)	88
009D16	Intelligent I/O Interrupt Control Register 9 (IIO9IC)/ CAN Interrupt 0 Control Register (CAN0IC)	87
009E16	INT0 Interrupt Control Register (INT0IC)	88
009F16	Exit Priority Control Register (RLVL)	89
00A016	Interrupt Request Register 0 (IIO0IR)	
00A116	Interrupt Request Register 1 (IIO1IR)	
00A216	Interrupt Request Register 2 (IIO2IR)	
00A316	Interrupt Request Register 3 (IIO3IR)	101
00A416	Interrupt Request Register 4 (IIO4IR)	
00A516	Interrupt Request Register 5 (IIO5IR)	
00A616	Interrupt Request Register 6 (IIO6IR)	
00A716		
00A816	Interrupt Request Register 8 (IIO8IR)	
00A916	Interrupt Request Register 9 (IIO9IR)	
00AA16	Interrupt Request Register 10 (IIO10IR)	101
00AB16	Interrupt Request Register 11 (IIO11IR)	
00AC16		
00AD16		
00AE16		
00AF16		
00B016	Interrupt Enable Register 0 (IIO0IE)	
00B116	Interrupt Enable Register 1 (IIO1IE)	
00B216	Interrupt Enable Register 2 (IIO2IE)	
00B316	Interrupt Enable Register 3 (IIO3IE)	102
00B416	Interrupt Enable Register 4 (IIO4IE)	
00B516	Interrupt Enable Register 5 (IIO5IE)	
00B616	Interrupt Enable Register 6 (IIO6IE)	
00B716		
00B816	Interrupt Enable Register 8 (IIO8IE)	
00B916	Interrupt Enable Register 9 (IIO9IE)	
00BA16	Interrupt Enable Register 10 (IIO10IE)	102
00BB16	Interrupt Enable Register 11 (IIO11IE)	
00BC16		
00BD16		
00BE16		
00BF16		

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
$00C0_{16}$		
$00C1_{16}$		
$00C2_{16}$		
$00C3_{16}$		
$00C4_{16}$		
$00C5_{16}$		
$00C6_{16}$		
$00C7_{16}$		
$00C8_{16}$		
$00C9_{16}$		
$00CA_{16}$		
$00CB_{16}$		
$00CC_{16}$		
$00CD_{16}$		
$00CE_{16}$		
$00CF_{16}$		
$00D0_{16}$		
$00D1_{16}$		
$00D2_{16}$		
$00D3_{16}$		
$00D4_{16}$		
$00D5_{16}$		
$00D6_{16}$		
$00D7_{16}$		
$00D8_{16}$		
$00D9_{16}$		
$00DA_{16}$		
$00DB_{16}$		
$00DC_{16}$		
$00DD_{16}$		
$00DE_{16}$		
$00DF_{16}$		
$00E0_{16}$		
$00E1_{16}$		
$00E2_{16}$		
$00E3_{16}$		
$00E4_{16}$		
$00E5_{16}$		
$00E6_{16}$		
$00E7_{16}$		
$00E8_{16}$ $00E9_{16}$	SI/O Receive Buffer Register0 (G0RB)	273
$00EA_{16}$	Transmit Buffer/Receive Data Register 0 (G0TB/G0DR)	279
$00EB_{16}$		
$00EC_{16}$	Receive Input Register 0 (G0RI)	272
$00ED_{16}$	SI/O Communication Mode Register 0 (G0MR)	274
$00EE_{16}$	Transmit Output Register 0 (G0TO)	272
$00EF_{16}$	SI/O Communication Control Register 0 (G0CR)	273

Address	Register	Page
$00F0_{16}$	Data Compare Register 00 (G0CMP0)	280
$00F1_{16}$	Data Compare Register 01 (G0CMP1)	
$00F2_{16}$	Data Compare Register 02 (G0CMP2)	
$00F3_{16}$	Data Compare Register 03 (G0CMP3)	
$00F4_{16}$	Data Mask Register 00 (G0MSK0)	
$00F5_{16}$	Data Mask Register 01 (G0MSK1)	
$00F6_{16}$	Communication Clock Select Register (CCS)	281
$00F7_{16}$		
$00F8_{16}$ $00F9_{16}$	Receive CRC Code Register 0 (G0RCRC)	280
$00FA_{16}$ $00FB_{16}$	Tramsmit CRC Code Register 0 (G0TCRC)	
$00FC_{16}$	SI/O Extended Mode Register 0 (G0EMR)	275
$00FD_{16}$	SI/O Extended Receive Control Register 0 (G0ERC)	272
$00FE_{16}$	SI/O Special Communication Interrupt Detect Register 0 (G0IRF)	278
$00FF_{16}$	SI/O Extended Transmit Control Register 0 (G0ETC)	276
0100_{16} 0101_{16}	Time Measurement Register 10 (G1TM0)/ Waveform Generating Register 10 (G1PO0)	251/ 252
0102_{16} 0103_{16}	Time Measurement Register 11 (G1TM1)/ Waveform Generating Register 11 (G1PO1)	
0104_{16} 0105_{16}	Time Measurement Register 12 (G1TM2)/ Waveform Generating Register 12 (G1PO2)	
0106_{16} 0107_{16}	Time Measurement Register 13 (G1TM3)/ Waveform Generating Register 13 (G1PO3)	
0108_{16} 0109_{16}	Time Measurement Register 14 (G1TM4)/ Waveform Generating Register 14 (G1PO4)	
$010A_{16}$ $010B_{16}$	Time Measurement Register 15 (G1TM5)/ Waveform Generating Register 16 (G1PO5)	
$010C_{16}$ $010D_{16}$	Time Measurement Register 16 (G1TM6)/ Waveform Generating Register 16 (G1PO6)	
$010E_{16}$ $010F_{16}$	Time Measurement Register 17 (G1TM7)/ Waveform Generating Register 17 (G1PO7)	
0110_{16}	Waveform Generating Control Register 10 (G1POCR0)	251
0111_{16}	Waveform Generating Control Register 11 (G1POCR1)	
0112_{16}	Waveform Generating Control Register 12 (G1POCR2)	
0113_{16}	Waveform Generating Control Register 13 (G1POCR3)	
0114_{16}	Waveform Generating Control Register 14 (G1POCR4)	
0115_{16}	Waveform Generating Control Register 15 (G1POCR5)	
0116_{16}	Waveform Generating Control Register 16 (G1POCR6)	
0117_{16}	Waveform Generating Control Register 17 (G1POCR7)	
0118_{16}	Time Measurement Control Register 10 (G1TMCR0)	250
0119_{16}	Time Measurement Control Register 11 (G1TMCR1)	
$011A_{16}$	Time Measurement Control Register 12 (G1TMCR2)	
$011B_{16}$	Time Measurement Control Register 13 (G1TMCR3)	
$011C_{16}$	Time Measurement Control Register 14 (G1TMCR4)	
$011D_{16}$	Time Measurement Control Register 15 (G1TMCR5)	
$011E_{16}$	Time Measurement Control Register 16 (G1TMCR6)	
$011F_{16}$	Time Measurement Control Register 17 (G1TMCR7)	

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
012016 012116	Base Timer Register1 (G1BT)	248
012216	Base Timer Control Register 10 (G1BCR0)	
012316	Base Timer Control Register 11 (G1BCR1)	249
012416	Time Measurement Prescaler Register 16 (G1TPR6)	250
012516	Time Measurement Prescaler Register 17 (G1TPR7)	
012616	Function Enable Register 1 (G1FE)	253
012716	Function Select Register 1 (G1FS)	252
012816 012916	SI/O Receive Buffer Register 1 (G1RB)	273
012A16	Transmit Buffer/Receive Data Register 1 (G1TB/G1DR)	279
012B16		
012C16	Receive Input Register 1 (G1RI)	272
012D16	SI/O Communication Mode Register 1 (G1MR)	274
012E16	Transmit Output Register 1 (G1TO)	272
012F16	SI/O Communication Control Register 1 (G1CR)	273
013016	Data Compare Register 10 (G1CMP0)	280
013116	Data Compare Register 11 (G1CMP1)	
013216	Data Compare Register 12 (G1CMP2)	
013316	Data Compare Register 13 (G1CMP3)	
013416	Data Mask Register 10 (G1MSK0)	
013516	Data Mask Register 11 (G1MSK1)	
013616		
013716		
013816 013916	Receive CRC Code Register1 (G1RCRC)	280
013A16 013B16	Transmit CRC Code Register1 (G1TCRC)	
013C16	SI/O Extended Mode Register 1 (G1EMR)	275
013D16	SI/O Extended Receive Control Register 1 (G1ERC)	277
013E16	SI/O Special Communication Interrupt Detect Register 1 (G1IRF)	279
013F16	SI/O Extended Transmit Control Register 1 (G1ETC)	276
014016		
014116		
014216		
014316		
014416		
014516		
014616		
014716		
014816		
014916		
014A16		
014B16		
014C16		
014D16 to 016F16		

Address	Register	Page
017016	CAN2 Slot Buffer Select Register (C2SBS)	331
017116	CAN2 Control Register 1 (C2CTLR1)	299
017216	CAN2 Sleep Control Register (C2SLPR)	300
017316		
017416 017516	CAN2 Acceptance Filter Support Register (C2AFS)	336
017616		
017716		
017816	Input Function Select Register (IPS)	363
017916	Input Function Select Register A (IPSA)	364
017A16		
017B16		
017C16		
017D16		
017F16		
018016	CAN2 Message Slot Buffer 0 Standard ID0 (C2SLOT0_0)	332
018116	CAN2 Message Slot Buffer 0 Standard ID1 (C2SLOT0_1)	
018216	CAN2 Message Slot Buffer 0 Extended ID0 (C2SLOT0_2)	333
018316	CAN2 Message Slot Buffer 0 Extended ID1 (C2SLOT0_3)	
018416	CAN2 Message Slot Buffer 0 Extended ID2 (C2SLOT0_4)	334
018516	CAN2 Message Slot Buffer 0 Data Length Code (C2SLOT0_5)	
018616	CAN2 Message Slot Buffer 0 Data 0 (C2SLOT0_6)	335
018716	CAN2 Message Slot Buffer 0 Data 1 (C2SLOT0_7)	
018816	CAN2 Message Slot Buffer 0 Data 2 (C2SLOT0_8)	
018916	CAN2 Message Slot Buffer 0 Data 3 (C2SLOT0_9)	
018A16	CAN2 Message Slot Buffer 0 Data 4 (C2SLOT0_10)	
018B16	CAN2 Message Slot Buffer 0 Data 5 (C2SLOT0_11)	
018C16	CAN2 Message Slot Buffer 0 Data 6 (C2SLOT0_12)	
018D16	CAN2 Message Slot Buffer 0 Data 7 (C2SLOT0_13)	
018E16	CAN2 Message Slot Buffer 0 Time Stamp High-Order (C2SLOT0_14)	
018F16	CAN2 Message Slot Buffer 0 Time Stamp Low-Order (C2SLOT0_15)	
019016	CAN2 Message Slot Buffer 1 Standard ID0 (C2SLOT1_0)	332
019116	CAN2 Message Slot Buffer 1 Standard ID1 (C2SLOT1_1)	
019216	CAN2 Message Slot Buffer 1 Extended ID0 (C2SLOT1_2)	333
019316	CAN2 Message Slot Buffer 1 Extended ID1 (C2SLOT1_3)	
019416	CAN2 Message Slot Buffer 1 Extended ID2 (C2SLOT1_4)	334
019516	CAN2 Message Slot Buffer 1 Data Length Code (C2SLOT1_5)	
019616	CAN2 Message Slot Buffer 1 Data 0 (C2SLOT1_6)	335
019716	CAN2 Message Slot Buffer 1 Data 1 (C2SLOT1_7)	
019816	CAN2 Message Slot Buffer 1 Data 2 (C2SLOT1_8)	
019916	CAN2 Message Slot Buffer 1 Data 3 (C2SLOT1_9)	
019A16	CAN2 Message Slot Buffer 1 Data 4 (C2SLOT1_10)	
019B16	CAN2 Message Slot Buffer 1 Data 5 (C2SLOT1_11)	
019C16	CAN2 Message Slot Buffer 1 Data 6 (C2SLOT1_12)	
019D16	CAN2 Message Slot Buffer 1 Data 7 (C2SLOT1_13)	
019E16	CAN2 Message Slot Buffer 1 Time Stamp High-Order (C2SLOT1_14)	
019F16	CAN2 Message Slot Buffer 1 Time Stamp Low-Order (C2SLOT1_15)	

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
01A0$_{16}$ 01A1$_{16}$	CAN2 Control Register0 (C2CTLR0)	296
01A2$_{16}$ 01A3$_{16}$	CAN2 Status Register (C2STR)	301
01A4$_{16}$ 01A5$_{16}$	CAN2 Extended ID Register (C2IDR)	304
01A6$_{16}$ 01A7$_{16}$	CAN2 Configuration Register (C2CONR)	305
01A8$_{16}$ 01A9$_{16}$	CAN2 Time Stamp Register (C2TSR)	308
01AA$_{16}$	CAN2 Transmit Error Count Register (C2TEC)	309
01AB$_{16}$	CAN2 Receive Error Count Register (C2REC)	333
01AC$_{16}$ 01AD$_{16}$	CAN2 Slot Interrupt Status Register (C2SISTR)	310
01AE$_{16}$		
01AF$_{16}$		
01B0$_{16}$ 01B1$_{16}$	CAN2 Slot Interrupt Mask Register (C2SIMKR)	312
01B2$_{16}$		
01B3$_{16}$		
01B4$_{16}$	CAN2 Error Interrupt Mask Register (C2EIMKR)	313
01B5$_{16}$	CAN2 Error Interrupt Status Register (C2EISTR)	314
01B6$_{16}$	CAN2 Error Cause Register (C2EFR)	315
01B7$_{16}$	CAN2 Baud Rate Prescaler (C2BRP)	307
01B8$_{16}$		
01B9$_{16}$	CAN2 Mode Register (C2MDR)	316
01BA$_{16}$		
01BB$_{16}$		
01BC$_{16}$		
01BD$_{16}$		
01BE$_{16}$		
01BF$_{16}$		
01C0$_{16}$ 01C1$_{16}$	CAN2 Single Shot Control Register (C2SSCTLR)	318
01C2$_{16}$		
01C3$_{16}$		
01C4$_{16}$ 01C5$_{16}$	CAN2 Single Shot Status Register (C2SSSTR)	319
01C6$_{16}$		
01C7$_{16}$		
01C8$_{16}$	CAN2 Global Mask Register Standard ID0 (C2GMR0)	320
01C9$_{16}$	CAN2 Global Mask Register Standard ID1 (C2GMR1)	321
01CA$_{16}$	CAN2 Global Mask Register Extended ID0 (C2GMR2)	322
01CB$_{16}$	CAN2 Global Mask Register Extended ID1 (C2GMR3)	323
01CC$_{16}$	CAN2 Global Mask Register Extended ID2 (C2GMR4)	324
01CD$_{16}$		
01CE$_{16}$		
01CF$_{16}$		

Address	Register	Page
01D0$_{16}$	CAN2 Message Slot 0 Control Register (C2MCTL0)/ CAN2 Local Mask Register A Standard ID0 (C2LMAR0)	327/ 320
01D1$_{16}$	CAN2 Message Slot 1 Control Register (C2MCTL1)/ CAN2Local Mask Register A Standard ID1 (C2LMAR1)	327/ 321
01D2$_{16}$	CAN2 Message Slot 2 Control Register (C2MCTL2)/ CAN2 Local Mask Register A Extended ID0 (C2LMAR2)	327/ 322
01D3$_{16}$	CAN2 Message Slot 3 Control Register (C2MCTL3)/ CAN2 Local Mask Register A Extended ID1 (C2LMAR3)	327/ 323
01D4$_{16}$	CAN2 Message Slot 4 Control Register (C2MCTL4)/ CAN2 Local Mask Register A Extended ID2 (C2LMAR4)	327/ 324
01D5$_{16}$	CAN2 Message Slot 5 Control Register (C2MCTL5)	327
01D6$_{16}$	CAN2 Message Sot 6 Control Register (C2MCTL6)	
01D7$_{16}$	CAN2 Message Slot 7 Control Register (C2MCTL7)	
01D8$_{16}$	CAN2 Message Slot 8 Control register (C2MCTL8)/ CAN2 Local Mask Register B Standard ID0 (C2LMBR0)	327/ 320
01D9$_{16}$	CAN2 Message Slot 9 Control register (C2MCTL9)/ CAN2 Local Mask Register B Standard ID1 (C2LMBR1)	327/ 321
01DA$_{16}$	CAN2 Message Slot 10 Control register (C2MCTL10)/ CAN2 Local Mask Register B Standard ID2 (C2LMBR2)	327/ 322
01DB$_{16}$	CAN2 Message Slot 11 Control register (C2MCTL11)/ CAN2 Local Mask Register B Standard ID3 (C2LMBR3)	327/ 323
01DC$_{16}$	CAN2 Message Slot 12 Control register (C2MCTL12)/ CAN2 Local Mask Register B Standard ID4 (C2LMBR4)	327/ 324
01DD$_{16}$	CAN2 Message Slot 13 Control Register (C2MCTL13)	327
01DE$_{16}$	CAN2 Message Sot 14 Control Register (C2MCTL14)	
01DF$_{16}$	CAN2 Message Slot 15 Control Register (C2MCTL15)	
01E0$_{16}$	CAN0 Message Slot Buffer 0 Standard ID0 (C0SLOT0_0)	332
01E1$_{16}$	CAN0 Message Slot Buffer 0 Standard ID1 (C0SLOT0_1)	
01E2$_{16}$	CAN0 Message Slot Buffer 0 Extended ID0 (C0SLOT0_2)	333
01E3$_{16}$	CAN0 Message Slot Buffer 0 Extended ID1 (C0SLOT0_3)	
01E4$_{16}$	CAN0 Message Slot Buffer 0 Extended ID2 (C0SLOT0_4)	334
01E5$_{16}$	CAN0 Message Slot Buffer 0 Data Length Code (C0SLOT0_5)	
01E6$_{16}$	CAN0 Message Slot Buffer 0 Data 0 (C0SLOT0_6)	335
01E7$_{16}$	CAN0 Message Slot Buffer 0 Data 1 (C0SLOT0_7)	
01E8$_{16}$	CAN0 Message Slot Buffer 0 Data 2 (C0SLOT0_8)	
01E9$_{16}$	CAN0 Message Slot Buffer 0 Data 3 (C0SLOT0_9)	
01EA$_{16}$	CAN0 Message Slot Buffer 0 Data 4 (C0SLOT0_10)	
01EB$_{16}$	CAN0 Message Slot Buffer 0 Data 5 (C0SLOT0_11)	
01EC$_{16}$	CAN0 Message Slot Buffer 0 Data 6 (C0SLOT0_12)	
01ED$_{16}$	CAN0 Message Slot Buffer 0 Data 7 (C0SLOT0_13)	
01EE$_{16}$	CAN0 Message Slot Buffer 0 Time Stamp High-Order (C0SLOT0_14)	
01EF$_{16}$	CAN0 Message Slot Buffer 0 Time Stamp Low-Order (C0SLOT0_15)	

Blank spaces are reserved. No access is allowed.

Address	Register	Page
01F016	CAN0 Message Slot Buffer 1 Standard ID0 (C0SLOT1_0)	332
01F116	CAN0 Message Slot Buffer 1 Standard ID1 (C0SLOT1_1)	
01F216	CAN0 Message Slot Buffer 1 Extended ID0 (C0SLOT1_2)	333
01F316	CAN0 Message Slot Buffer 1 Extended ID1 (C0SLOT1_3)	
01F416	CAN0 Message Slot Buffer 1 Extended ID2 (C0SLOT1_4)	334
01F516	CAN0 Message Slot Buffer 1 Data Length Code (C0SLOT1_5)	
01F616	CAN0 Message Slot Buffer 1 Data 0 (C0SLOT1_6)	335
01F716	CAN0 Message Slot Buffer 1 Data 1 (C0SLOT1_7)	
01F816	CAN0 Message Slot Buffer 1 Data 2 (C0SLOT1_8)	
01F916	CAN0 Message Slot Buffer 1 Data 3 (C0SLOT1_9)	
01FA16	CAN0 Message Slot Buffer 1 Data 4 (C0SLOT1_10)	
01FB16	CAN0 Message Slot Buffer 1 Data 5 (C0SLOT1_11)	
01FC16	CAN0 Message Slot Buffer 1 Data 6 (C0SLOT1_12)	
01FD16	CAN0 Message Slot Buffer 1 Data 7 (C0SLOT1_13)	
01FE16	CAN0 Message Slot Buffer 1 Time Stamp High-Order (C0SLOT1_14)	
01FF16	CAN0 Message Slot Buffer 1 Time Stamp Low-Order (C0SLOT1_15)	
020016 020116	CAN0 Control Register0 (C0CTLR0)	296
020216 020316	CAN0 Status Register (C0STR)	301
020416 020516	CAN0 Extended ID Register (C0IDR)	304
020616 020716	CAN0 Configuration Register (C0CONR)	305
020816 020916	CAN0 Time Stamp Register (C0TSR)	308
020A16	CAN0 Transmit Error Count Register (C0TEC)	309
020B16	CAN0 Receive Error Count Register (C0REC)	
020C16 020D16	CAN0 Slot Interrupt Status Register (C0SISTR)	310
020E16		
020F16 021016 021116	CAN0 Slot Interrupt Mask Register (C0SIMKR)	312
021216		
021316		
021416	CAN0 Error Interrupt Mask Register (C0EIMKR)	313
021516	CAN0 Error Interrupt Status Register (C0EISTR)	314
021616	CAN0 Error Cause Register (C0EFR)	315
021716	CAN0 Baud Rate Prescaler (C0BRP)	307
021816		
021916	CAN0 Mode Register (C0MDR)	316
021A16		
021B16		
021C16		
021D16		
021E16		
021F16		

Address	Register	Page
022016 022116	CAN0 Single Shot Control Register (C0SSCTLR)	318
022216		
022316		
022416 022516	CAN0 Single Shot Status Register (C0SSSTR)	319
022616		
022716		
022816	CAN0 Global Mask Register Standard ID0 (C0GMR0)	320
022916	CAN0 Global Mask Register Standard ID1 (C0GMR1)	321
022A16	CAN0 Global Mask Register Extended ID0 (C0GMR2)	322
022B16	CAN0 Global Mask Register Extended ID1 (C0GMR3)	323
022C16	CAN0 Global Mask Register Extended ID2 (C0GMR4)	324
022D16		
022E16		
022F16		
023016	CAN0 Message Slot 0 Control Register (C0MCTL0)/ CAN0 Local Mask Register A Standard ID0 (C0LMAR0)	327/ 320
023116	CAN0 Message Slot 1 Control Register (C0MCTL1)/ CAN0Local Mask Register A Standard ID1 (C0LMAR1)	327/ 321
023216	CAN0 Message Slot 2 Control Register (C0MCTL2)/ CAN0 Local Mask Register A Extended ID0 (C0LMAR2)	327/ 322
023316	CAN0 Message Slot 3 Control Register (C0MCTL3)/ CAN0 Local Mask Register A Extended ID1 (C0LMAR3)	327/ 323
023416	CAN0 Message Slot 4 Control Register (C0MCTL4)/ CAN0 Local Mask Register A Extended ID2 (C0LMAR4)	327/ 324
023516	CAN0 Message Slot 5 Control Register (C0MCTL5)	327
023616	CAN0 Message Sot 6 Control Register (C0MCTL6)	
023716	CAN0 Message Slot 7 Control Register (C0MCTL7)	
023816	CAN0 Message Slot 8 Control register (C0MCTL8)/ CAN0 Local Mask Register B Standard ID0 (C0LMBR0)	327/ 320
023916	CAN0 Message Slot 9 Control Register (C0MCTL9)/ CAN0 Local Mask Register B Standard ID1 (C0LMBR1)	327/ 321
023A16	CAN0 Message Slot 10 Control Register (C0MCTL10)/ CAN0 Local Mask Register B Extended ID0 (C0LMBR2)	327/ 322
023B16	CAN0 Message Slot 11 Control Register (C0MCTL11)/ CAN0 Local Mask Register B Extended ID1 (C0LMBR3)	327/ 323
023C16	CAN0 Message Slot 12 Control Register (C0MCTL12)/ CAN0 Local Mask Register B Extended ID2 (C0LMBR4)	327/ 324
023D16	CAN0 Message Slot 13 Control Register (C0MCTL13)	327
023E16	CAN0 Message Slot 14 Control Register (C0MCTL14)	
023F16	CAN0 Message Slot 15 Control Register(C0MCTL15)	

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
024016	CAN0 Slot Buffer Select Register (C0SBS)	331
024116	CAN0 Control Register 1 (C0CTLR1)	299
024216	CAN0 Sleep Control Register (C0SLPR)	300
024316		
024416 024516	CAN0 Acceptance Filter Support Register (C0AFS)	336
024616		
024716		
024816		
024916		
024A16		
024B16		
024C16		
024D16		
024E16		
024F16		
025016	CAN1 Slot Buffer Select Register (C1SBS)	331
025116	CAN1 Control Register 1 (C1CTLR1)	299
025216	CAN1 Sleep Control Register (C1SLPR)	300
025316		
025416 025516	CAN1 Acceptance Filter Support Register (C1AFS)	336
025616		
025716		
025816		
025916		
025A16		
025B16		
025C16		
025D16		
025E16		
025F16		
026016	CAN1 Message Slot Buffer 0 Standard ID0 (C1SLOT0_0)	332
026116	CAN1 Message Slot Buffer 0 Standard ID1 (C1SLOT0_1)	
026216	CAN1 Message Slot Buffer 0 Extended ID0 (C1SLOT0_2)	333
026316	CAN1 Message Slot Buffer 0 Extended ID1 (C1SLOT0_3)	
026416	CAN1 Message Slot Buffer 0 Extended ID2 (C1SLOT0_4)	334
026516	CAN1 Message Slot Buffer 0 Data Length Code (C1SLOT0_5)	
026616	CAN1 Message Slot Buffer 0 Data 0 (C1SLOT0_6)	335
026716	CAN1 Message Slot Buffer 0 Data 1 (C1SLOT0_7)	
026816	CAN1 Message Slot Buffer 0 Data 2 (C1SLOT0_8)	
026916	CAN1 Message Slot Buffer 0 Data 3 (C1SLOT0_9)	
026A16	CAN1 Message Slot Buffer 0 Data 4 (C1SLOT0_10)	
026B16	CAN1 Message Slot Buffer 0 Data 5 (C1SLOT0_11)	
026C16	CAN1 Message Slot Buffer 0 Data 6 (C1SLOT0_12)	
026D16	CAN1 message Slot Buffer 0 Data 7 (C1SLOT0_13)	
026E16	CAN1 Message Slot Buffer 0 Time Stamp High-Order (C1SLOT0_14)	
026F16	CAN1 Message Slot Buffer 0 Time Stamp Low-Order (C1SLOT0_15)	

Address	Register	Page
027016	CAN1 Message Slot Buffer 1 Standard ID0 (C1SLOT1_0)	332
027116	CAN1 Message Slot Buffer 1 Standard ID1 (C1SLOT1_1)	
027216	CAN1 Message Slot Buffer 1 Extended ID0 (C1SLOT1_2)	333
027316	CAN1 Message Slot Buffer 1 Extended ID1 (C1SLOT1_3)	
027416	CAN1 Message Slot Buffer 1 Extended ID2 (C1SLOT1_4)	334
027516	CAN1 Message Slot Buffer 1 Data Length Code (C1SLOT1_5)	
027616	CAN1 Message Slot Buffer 1 Data 0 (C1SLOT1_6)	335
027716	CAN1 Message Slot Buffer 1 Data 1 (C1SLOT1_7)	
027816	CAN1 Message Slot Buffer 1 Data 2 (C1SLOT1_8)	
027916	CAN1 Message Slot Buffer 1 Data 3 (C1SLOT1_9)	
027A16	CAN1 Message Slot Buffer 1 Data 4 (C1SLOT1_10)	
027B16	CAN1 Message Slot Buffer 1 Data 5 (C1SLOT1_11)	
027C16	CAN1 Message Slot Buffer 1 Data 6 (C1SLOT1_12)	
027D16	CAN1 Message Slot Buffer 1 Data 7 (C1SLOT1_13)	
027E16	CAN1 Message Slot Buffer 1 Time Stamp High-Order (C1SLOT1_14)	
027F16	CAN1 Message Slot Buffer 1 Time Stamp Low-Order (C1SLOT1_15)	
028016 028116	CAN1 Control Register0 (C1CTLR0)	296
028216 028316	CAN1 Status Register (C1STR)	301
028416 028516	CAN1 Extended ID Register (C1IDR)	304
028616 028716	CAN1 Configuration Register (C1CONR)	305
028816 028916	CAN1 Time Stamp Register (C1TSR)	308
028A16	CAN1 Transmit Error Count Register (C1TEC)	309
028B16	CAN1 Receive Error Count Register (C1REC)	
028C16 028D16	CAN1 Slot Interrupt Control Register (C1SISTR)	310
028E16		
028F16		
029016 029116	CAN1 Slot Interrupt Mask Register (C1SIMKR)	312
029216		
029316		
029416	CAN1 Error Interrupt Mask Register (C1EIMKR)	313
029516	CAN1 Error Interrupt Status Register (C1EISTR)	314
029616	CAN1 Error Factor Register (C1EFR)	315
029716	CAN1 Baud Rate Prescaler (C1BRP)	307
029816		
029916	CAN1 Mode Register (C1MDR)	316
029A16		
029B16		
029C16		
029D16		
029E16		
029F16		

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
$02A0_{16}$ $02A1_{16}$	CAN1 Single Shot Control Register (C1SSCTLR)	318
$02A2_{16}$		
$02A3_{16}$		
$02A4_{16}$ $02A5_{16}$	CAN1 Single Shot Status Register (C1SSSTR)	319
$02A6_{16}$		
$02A7_{16}$		
$02A8_{16}$	CAN1 Global Mask Register Standard ID0 (C1GMR0)	320
$02A9_{16}$	CAN1 Global Mask Register Standard ID1 (C1GMR1)	321
$02AA_{16}$	CAN1 Global Mask Register Extended ID0 (C1GMR2)	322
$02AB_{16}$	CAN1 Global Mask Register Extended ID1 (C1GMR3)	323
$02AC_{16}$	CAN1 Global Mask Register Extended ID2 (C1GMR4)	324
$02AD_{16}$		
$02AE_{16}$		
$02AF_{16}$		
$02B0_{16}$	CAN1 Message Slot 0 Control Register (C1MCTL0)/ CAN1 Local Mask Register A Standard ID0 (C1LMAR0)	327/ 320
$02B1_{16}$	CAN1 Message Slot 1 Control Register (C1MCTL1)/ CAN1 Local Mask Register A Standard ID1 (C1LMAR1)	327/ 321
$02B2_{16}$	CAN1 Message Slot 2 Control Register (C1MCTL2)/ CAN1 Local Mask Register A Extended ID0 (C1LMAR2)	327/ 322
$02B3_{16}$	CAN1 Message Slot 3 Control Register (C1MCTL3)/ CAN1 Local Mask Register A Extended ID1 (C1LMAR3)	327/ 323
$02B4_{16}$	CAN1 Message Slot 4 Control Register (C1MCTL4)/ CAN1 Local Mask Register A Extended ID2 (C1LMAR4)	327/ 324
$02B5_{16}$	CAN1 Message Slot 5 Control Register (C1MCTL5)	327
$02B6_{16}$	CAN1 Message Slot 6 Control Register (C1MCTL6)	
$02B7_{16}$	CAN1 Message Slot 7 Control Register (C1MCTL7)	
$02B8_{16}$	CAN1 Message Slot 8 Control Register (C1MCTL8)/ CAN1 Local Mask Register B Standard ID0 (C1LMBR0)	327/ 320
$02B9_{16}$	CAN1 Message Slot 9 Control Register (C1MCTL9)/ CAN1 Local Mask Register B Standard ID1 (C1LMBR1)	353/ 321
$02BA_{16}$	CAN1 Message Slot 10 Control Register (C1MCTL10)/ CAN1 Local Mask Register B Extended ID0 (C1LMBR2)	327/ 322
$02BB_{16}$	CAN1 Message Slot 11 Control Register (C1MCTL11)/ CAN1 Local Mask Register B Extended ID1 (C1LMBR3)	327/ 323
$02BC_{16}$	CAN1 Message Slot 12 Control Register (C1MCTL12)/ CAN1 Local Mask Register B Extended ID2 (C1LMBR4)	327/ 324
$02BD_{16}$	CAN1 Message Slot 13 Control Register (C1MCTL13)	327
$02BE_{16}$	CAN1 Message Slot 14 Control Register (C1MCTL14)	
$02BF_{16}$	CAN1 Message Slot 15 Control Register (C1MCTL15)	

Address	Register	Page
$02C0_{16}$ $02C1_{16}$	X0 Register Y0 Register (X0R,Y0R)	242
$02C2_{16}$ $02C3_{16}$	X1 Register Y1 Register (X1R,Y1R)	
$02C4_{16}$ $02C5_{16}$	X2 Register Y2 Register (X2R,Y2R)	
$02C6_{16}$ $02C7_{16}$	X3 Register Y3 Register (X3R,Y3R)	
$02C8_{16}$ $02C9_{16}$	X4 Register Y4 Register (X4R,Y4R)	
$02CA_{16}$ $02CB_{16}$	X5 Register Y5 Register (X5R,Y5R)	
$02CC_{16}$ $02CD_{16}$	X6 Register Y6 Register (X6R,Y6R)	
$02CE_{16}$ $02CF_{16}$	X7 Register Y7 Register (X7R,Y7R)	
$02D0_{16}$ $02D1_{16}$	X8 Register Y8 Register (X8R,Y8R)	
$02D2_{16}$ $02D3_{16}$	X9 Register Y9 Register (X9R,Y9R)	
$02D4_{16}$ $02D5_{16}$	X10 Register Y10 Register (X10R,Y10R)	
$02D6_{16}$ $02D7_{16}$	X11 Register Y11 Register (X11R,Y11R)	
$02D8_{16}$ $02D9_{16}$	X12 Register Y12 Register (X12R,Y12R)	
$02DA_{16}$ $02DB_{16}$	X13 Register Y13 Register (X13R,Y13R)	
$02DC_{16}$ $02DD_{16}$	X14 Register Y14 Register (X14R,Y14R)	
$02DE_{16}$ $02DF_{16}$	X15 Register Y15 Register (X15R,Y15R)	

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
02E0₁₆	X/Y Control Register (XYC)	242
02E1₁₆		
02E2₁₆		
02E3₁₆		
02E4₁₆	UART1 Special Mode Register 4 (U1SMR4)	173
02E5₁₆	UART1 Special Mode Register 3 (U1SMR3)	172
02E6₁₆	UART1 Special Mode Register 2 (U1SMR2)	171
02E7₁₆	UART1 Special Mode Register (U1SMR)	170
02E8₁₆	UART1 Transmit/Receive Mode Register (U1MR)	168
02E9₁₆	UART1 Bit Rate Register (U1BRG)	
02EA₁₆ 02EB₁₆	UART1 Transmit Buffer Register (U1TB)	167
02EC₁₆	UART1 Transmit/Receive Control Register 0 (U1C0)	169
02ED₁₆	UART1 Transmit/Receive Control Register 1 (U1C1)	170
02EE₁₆ 02EF₁₆	UART1 Receive Buffer Register (U1RB)	167
02F0₁₆		
02F1₁₆		
02F2₁₆		
02F3₁₆		
02F4₁₆	UART4 Special Mode Register 4 (U4SMR4)	173
02F5₁₆	UART4 Special Mode Register 3 (U4SMR3)	172
02F6₁₆	UART4 Special Mode Register 2 (U4SMR2)	171
02F7₁₆	UART4 Special Mode Register (U4SMR)	170
02F8₁₆	UART4 Transmit/Receive Mode Register (U4MR)	168
02F9₁₆	UART4 Bit Rate Register (U4BRG)	
02FA₁₆ 02FB₁₆	UART4 Transmit Buffer Register (U4TB)	167
02FC₁₆	UART4 Transmit/Receive Control Register 0 (U4C0)	169
02FD₁₆	UART4 Transmit/Receive Control Register 1 (U4C1)	170
02FE₁₆ 02FF₁₆	UART4 Receive Buffer Register (U4RB)	167
0300₁₆	Timer B3,B4,B5 Count Start Flag (TBSR)	147
0301₁₆		
0302₁₆ 0303₁₆	Timer A1-1 Register (TA11)	160
0304₁₆ 0305₁₆	Timer A2-1 Register (TA21)	
0306₁₆ 0307₁₆	Timer A4-1 Register (TA41)	
0308₁₆	Three-Phase PWM Control Register 0 (INVC0)	157
0309₁₆	Three-Phase PWM Control Register 1 (INVC1)	158
030A₁₆	Three-Phase Output Buffer Register 0 (IDB0)	159
030B₁₆	Three-Phase Output Buffer Register 1 (IDB1)	
030C₁₆	Dead Time Timer (DTT)	
030D₁₆	Timer B2 Interrupt Generating Frequency Set Counter (ICTB2)	160
030E₁₆		
030F₁₆		

Address	Register	Page
0310₁₆ 0311₁₆	Timer B3 Register (TB3)	145
0312₁₆ 0313₁₆	Timer B4 Register (TB4)	
0314₁₆ 0315₁₆	Timer B5 Register (TB5)	
0316₁₆		
0317₁₆		
0318₁₆		
0319₁₆		
031A₁₆		
031B₁₆	Timer B3 Mode Register (TB3MR)	146
031C₁₆	Timer B4 Mode Register (TB4MR)	
031D₁₆	Timer B5 Mode Register (TB5MR)	
031E₁₆		
031F₁₆	External Interrupt Request Source Select Register (IFSR)	96
0320₁₆		
0321₁₆		
0322₁₆		
0323₁₆		
0324₁₆	UART3 Special Mode Register 4 (U3SMR4)	173
0325₁₆	UART3 Special Mode Register 3 (U3SMR3)	172
0326₁₆	UART3 Special Mode Register 2 (U3SMR2)	171
0327₁₆	UART3 Special Mode Register (U3SMR)	170
0328₁₆	UART3 Transmit/Receive Mode Register (U3MR)	168
0329₁₆	UART3 Bit Rate Register (U3BRG)	
032A₁₆ 032B₁₆	UART3 Transmit Buffer Register (U3TB)	167
032C₁₆	UART3 Transmit/Receive Control Register 0 (U3C0)	169
032D₁₆	UART3 Transmit/Receive Control Register 1 (U3C1)	170
032E₁₆ 032F₁₆	UART3 Receive Buffer Register (U3RB)	167
0330₁₆		
0331₁₆		
0332₁₆		
0333₁₆		
0334₁₆	UART2 Special Mode Register 4 (U2SMR4)	173
0335₁₆	UART2 Special Mode Register 3 (U2SMR3)	172
0336₁₆	UART2 Special Mode Register 2 (U2SMR2)	171
0337₁₆	UART2 Special Mode Register (U2SMR)	170
0338₁₆	UART2 Transmit/Receive Mode Register (U2MR)	168
0339₁₆	UART2 Bit Rate Register (U2BRG)	
033A₁₆ 033B₁₆	UART2 Transmit Buffer Register (U2TB)	167
033C₁₆	UART2 Transmit/Receive Control Register 0 (U2C0)	169
033D₁₆	UART2 Transmit/Receive Control Register 1 (U2C1)	170
033E₁₆ 033F₁₆	UART2 Receive Buffer Register (U2RB)	167

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
034016	Count Start Flag (TABSR)	130
034116	Clock Prescaler Reset Flag (CPSRF)	60
034216	One-Shot Start Flag (ONSF)	131
034316	Trigger Select Register (TRGSR)	132
034416	Up/Down Flag (UDF)	131
034516		
034616 034716	Timer A0 Register (TA0)	129
034816 034916	Timer A1 Register (TA1)	
034A16 034B16	Timer A2 Register (TA2)	
034C16 034D16	Timer A3 Register (TA3)	
034E16 034F16	Timer A4 Register (TA4)	
035016 035116	Timer B0 Register (TB0)	145
035216 035316	Timer B1 Register (TB1)	
035416 035516	Timer B2 Register (TB2)	
035616	Timer A0 Mode Register (TA0MR)	130
035716	Timer A1 Mode Register (TA1MR)	
035816	Timer A2 Mode Register (TA2MR)	
035916	Timer A3 Mode Register (TA3MR)	
035A16	Timer A4 Mode Register (TA4MR)	
035B16	Timer B0 Mode Register (TB0MR)	146
035C16	Timer B1 Mode Register (TB1MR)	
035D16	Timer B2 Mode Register (TB2MR)	
035E16	Timer B2 Special Mode Register (TB2SC)	160
035F16	Count Source Prescaler Register (TCSPR)	60
036016		
036116		
036216		
036316		
036416	UART0 Special Mode Register 4 (U0SMR4)	173
036516	UART0 Special Mode Register 3 (U0SMR3)	172
036616	UART0 Special Mode Register 2 (U0SMR2)	171
036716	UART0 Special Mode Register (U0SMR)	170
036816	UART0 Transmit/Receive Mode Register (U0MR)	168
036916	UART0 Bit Rate Register (U0BRG)	
036A16 036B16	UART0 Transmit Buffer Register (U0TB)	167
036C16	UART0 Transmit/Receive Control Register 0 (U0C0)	169
036D16	UART0 Transmit/Receive Control Register 1 (U0C1)	170
036E16 036F16	UART0 Receive Buffer Register (U0RB)	167

Address	Register	Page
037016		
037116		
037216		
037316		
037416		
037516		
037616		
037716		
037816	DMA0 Request Source Select Register (DM0SL)	109
037916	DMA1 Request Source Select Register (DM1SL)	
037A16	DMA2 Request Source Select Register (DM2SL)	
037B16	DMA3 Request Source Select Register (DM3SL)	
037C16 037D16	CRC Data Register (CRCD)	240
037E16	CRC Input Register (CRCIN)	
037F16		
038016 038116	A/D0 Register0 (AD00)	225
038216 038316	A/D0 Register1 (AD01)	
038416 038516	A/D0 Register2 (AD02)	
038616 038716	A/D0 Register3 (AD03)	
038816 038916	A/D0 Register4 (AD04)	
038A16 038B16	A/D0 Register5 (AD05)	
038C16 038D16	A/D0 Register6 (AD06)	
038E16 038F16	A/D0 Register7 (AD07)	
039016		
039116		
039216	A/D0 Control Register 4 (AD0CON4)	225
039316		
039416	A/D0 Control Register 2 (AD0CON2)	224
039516	A/D0 Control Register 3 (AD0CON3)	223
039616	A/D0 Control Register 0 (AD0CON0)	222
039716	A/D0 Control Register 1 (AD0CON1)	221
039816	D/A Register 0 (DA0)	239
039916		
039A16	D/A Register 1 (DA1)	239
039B16		
039C16	D/A Control Register (DACON)	239
039D16		
039E16		
039F16		

Blank spaces are reserved. No access is allowed.

Quick Reference by Address

Address	Register	Page
03A0$_{16}$	Function Select Register A8 (PS8)	355
03A1$_{16}$	Function Select Register A9 (PS9)	356
03A2$_{16}$		
03A3$_{16}$		
03A4$_{16}$		
03A5$_{16}$		
03A6$_{16}$		
03A7$_{16}$	Function Select Register D1 (PSD1)	360
03A8$_{16}$		
03A9$_{16}$		
03AA$_{16}$		
03AB$_{16}$		
03AC$_{16}$	Function Select Register C2 (PSC2)	359
03AD$_{16}$	Function Select Register C3 (PSC3)	360
03AE$_{16}$		
03AF$_{16}$	Function Select Register C (PSC)	359
03B0$_{16}$	Function Select Register A0 (PS0)	353
03B1$_{16}$	Function Select Register A1 (PS1)	
03B2$_{16}$	Function Select Register B0 (PSL0)	357
03B3$_{16}$	Function Select Register B1 (PSL1)	
03B4$_{16}$	Function Select Register A2 (PS2)	354
03B5$_{16}$	Function Select Register A3 (PS3)	
03B6$_{16}$	Function Select Register B2 (PSL2)	358
03B7$_{16}$	Function Select Register B3 (PSL3)	
03B8$_{16}$		
03B9$_{16}$	Function Select Register A5 (PS5)	355
03BA$_{16}$		
03BB$_{16}$		
03BC$_{16}$		
03BD$_{16}$		
03BE$_{16}$		
03BF$_{16}$		
03C0$_{16}$	Port P6 Register (P6)	352
03C1$_{16}$	Port P7 Register (P7)	
03C2$_{16}$	Port P6 Direction Register (PD6)	351
03C3$_{16}$	Port P7 Direction Register (PD7)	
03C4$_{16}$	Port P8 Register (P8)	352
03C5$_{16}$	Port P9 Register (P9)	
03C6$_{16}$	Port P8 Direction Register (PD8)	351
03C7$_{16}$	Port P9 Direction Register (PD9)	
03C8$_{16}$	Port P10 Register (P10)	352
03C9$_{16}$	Port P11 Register (P11)	
03CA$_{16}$	Port P10 Direction Register (PD10)	351
03CB$_{16}$	Port P11 Direction Register(PD11)	
03CC$_{16}$	Port P12 Register (P12)	352
03CD$_{16}$	Port P13 Register (P13)	
03CE$_{16}$	Port P12 Direction Register (PD12)	351
03CF$_{16}$	Port P13 Direction Register (PD13)	

Address	Register	Page
03D0$_{16}$	Port P14 Register (P14)	352
03D1$_{16}$	Port P15 Register (P15)	
03D2$_{16}$	Port P14 Direction Register (PD14)	351
03D3$_{16}$	Port P15 Direction Register (PD15)	
03D4$_{16}$		
03D5$_{16}$		
03D6$_{16}$		
03D7$_{16}$		
03D8$_{16}$		
03D9$_{16}$		
03DA$_{16}$	Pull-Up Control Register 2 (PUR2)	361
03DB$_{16}$	Pull-Up Control Register 3 (PUR3)	362
03DC$_{16}$	Pull-Up Control Register 4 (PUR4)	
03DD$_{16}$		
03DE$_{16}$		
03DF$_{16}$		
03E0$_{16}$	Port P0 Register (P0)	352
03E1$_{16}$	Port P1 Register (P1)	
03E2$_{16}$	Port P0 Direction Register (PD0)	351
03E3$_{16}$	Port P1 Direction Register (PD1)	
03E4$_{16}$	Port P2 Register (P2)	352
03E5$_{16}$	Port P3 Register (P3)	
03E6$_{16}$	Port P2 Direction Register (PD2)	351
03E7$_{16}$	Port P3 Direction Register (PD3)	
03E8$_{16}$	Port P4 Register (P4)	352
03E9$_{16}$	Port P5 Register (P5)	
03EA$_{16}$	Port P4 Direction Register (PD4)	351
03EB$_{16}$	Port P5 Direction Register (PD5)	
03EC$_{16}$		
03ED$_{16}$		
03EE$_{16}$		
03EF$_{16}$		
03F0$_{16}$	Pull-up Control Register 0 (PUR0)	361
03F1$_{16}$	Pull-up Control Register 1 (PUR1)	
03F2$_{16}$		
03F3$_{16}$		
03F4$_{16}$		
03F5$_{16}$		
03F6$_{16}$		
03F7$_{16}$		
03F8$_{16}$		
03F9$_{16}$		
03FA$_{16}$		
03FB$_{16}$		
03FC$_{16}$		
03FD$_{16}$		
03FE$_{16}$		
03FF$_{16}$	Port Control Register (PCR)	363

Blank spaces are reserved. No access is allowed.

1. Overview

The M32C/88 Group (M32C/88T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 Series CPU core. The M32C/88 Group (M32C/88T) is available in 144-pin and 100-pin plastic molded LQFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

1.2 Performance Overview

Tables 1.1 and 1.2 list performance overview of the M32C/88 Group (M32C/88T).

Table 1.1 M32C/88 Group (M32C/88T) Performance (144-Pin Package)

Characteristic		Performance
CPU	Basic Instructions	108 instructions
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, VCC=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode
	Address Space	16 Mbytes
	Memory Capacity	See Table 1.3
Peripheral Function	I/O Port	123 I/O pins and 1 input pin
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus(1), I2C bus(2)
	CAN Module	3 channels Supporting CAN 2.0B specification
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels
	D/A Converter	8 bits x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions
	CRC Calculation Circuit	CRC-CCITT
	X/Y Converter	16 bits x 16 bits
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	40 internal and 8 external sources, 5 software sources Interrupt priority level: 7
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally
	Oscillation Stop Detect Function	Main clock oscillation stop detect function
	Cold Start-up/Warm Start-up Determine Function	On-chip (option)
Electrical Characteristics	Supply Voltage	VCC=4.2 V to 5.5 V, (f(BCLK)=32 MHz)
	Power Consumption	28 mA (VCC=5 V, f(BCLK)=32 MHz) 10µA (VCC=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)
Operating Ambient Temperature		–40 to 85°C (T version) –40 to 105°C (U version)
Package		144-pin plastic molded LQFP

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I2C bus is a trademark of Koninklijke Philips Electronics N. V.

All options are on a request basis.

Table 1.2 M32C/88 Group (M32C/88T) Performance (100-Pin Package)

Characteristic		Performance
CPU	Basic Instructions	108 instructions
	Minimum Instruction Execution Time	31.3 ns (f(BCLK)=32 MHz, VCC=4.2 V to 5.5 V)
	Operating Mode	Single-chip mode
	Address Space	16 Mbytes
	Memory Capacity	See Table 1.3
Peripheral Function	I/O Port	87 I/O pins and 1 input pin
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit
	Intelligent I/O	Time measurement function or Waveform generating function: 16 bits x 8 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing)
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus(1), I2C bus(2)
	CAN Module	3 channels Supporting CAN 2.0B specification
	A/D Converter	10-bit A/D converter: 1 circuit, 34 channels
	D/A Converter	8 bits x 2 channels
	DMAC	4 channels
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions
	CRC Calculation Circuit	CRC-CCITT
	X/Y Converter	16 bits x 16 bits
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	40 internal and 8 external sources, 5 software sources Interrupt priority level: 7
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (*)Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally
	Oscillation Stop Detect Function	Main clock oscillation stop detect function
	Cold Start-up/Warm Start-up Determine Function	On-chip (option)
Electrical Characteristics	Supply Voltage	VCC=4.2 V to 5.5 V, (f(BCLK)=32 MHz)
	Power Consumption	28 mA (VCC=5 V, f(BCLK)=32 MHz) 10µA (VCC=5 V, f(BCLK)=32 kHz, in wait mode)
Flash Memory	Program/Erase Supply Voltage	5.0 V ± 0.5 V
	Program and Erase Endurance	100 times (all space)
Operating Ambient Temperature		–40 to 85°C (T version) –40 to 105°C (U version)
Package		100-pin plastic molded LQFP

NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I2C bus is a trademark of Koninklijke Philips Electronics N. V.

All options are on a request basis.

1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/88 Group (M32C/88T) microcomputer.



NOTES:
1. Ports P11 to P15 are provided in the 144-pin package only.
2. Included in the 144-pin package only.

Figure 1.1 M32C/88 Group (M32C/88T) Block Diagram

1.4 Product Information

Table 1.3 lists the product information. Figure 1.2 shows the product numbering system.

Table 1.3 M32C/88 Group (1) (T version, M32C/88T) **As of October, 2005**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30882FJTGP (D)	PLQP0144KA-A (144P6Q-A)	512K+4K	18K	Flash Memory T version (High-reliability 85° C)
M30880FJTGP (D)	PLQP0100KB-A (100P6Q-A)			
M30882FHTGP (D)	PLQP0144KA-A (144P6Q-A)	384K+4K		
M30880FHTGP (D)	PLQP0100KB-A (100P6Q-A)			
M30882FWTGP (D)	PLQP0144KA-A (144P6Q-A)	320K+4K		
M30880FWTGP (D)	PLQP0100KB-A (100P6Q-A)			

(D): Under development

Table 1.3 M32C/88 Group (2) (U version, M32C/88T) **As of October, 2005**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30882FJUGP (D)	PLQP0144KA-A (144P6Q-A)	512K+4K	18K	Flash Memory U version (High-reliability 105° C)
M30880FJUGP (D)	PLQP0100KB-A (100P6Q-A)			
M30882FHUGP (D)	PLQP0144KA-A (144P6Q-A)	384K+4K		
M30880FHUGP (D)	PLQP0100KB-A (100P6Q-A)			
M30882FWUGP (D)	PLQP0144KA-A (144P6Q-A)	320K+4K		
M30880FWUGP (D)	PLQP0100KB-A (100P6Q-A)			

(D): Under development

NOTE:

Contact our sales office if you are interested in the V version.



Figure 1.2 Product Numbering System

1.5 Pin Assignment

Figures 1.3 and 1.4 show pin assignments (top view).



Figure 1.3 Pin Assignment for 144-Pin Package

Table 1.4 Pin Characteristics for 144-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin
1		P9$_6$			TxD4/SDA4/SRxD4/CAN1$_{OUT}$		ANEX1
2		P9$_5$			CLK4/CAN1$_{IN}$/$\overline{CAN1WU}$		ANEX0
3		P9$_4$		TB4$_{IN}$	$\overline{CTS4}$/$\overline{RTS4}$/$\overline{SS4}$		DA1
4		P9$_3$		TB3$_{IN}$	$\overline{CTS3}$/$\overline{RTS3}$/$\overline{SS3}$		DA0
5		P9$_2$		TB2$_{IN}$	TxD3/SDA3/SRxD3		
6		P9$_1$		TB1$_{IN}$	RxD3/SCL3/STxD3		
7		P9$_0$		TB0$_{IN}$	CLK3		
8		P14$_6$					
9		P14$_5$					
10		P14$_4$					
11		P14$_3$				INPC17/OUTC17	
12		P14$_2$				INPC16/OUTC16	
13		P14$_1$				INPC15/OUTC15	
14		P14$_0$				INPC14/OUTC14	
15	BYTE						
16	CNV$_{SS}$						
17	X$_{CIN}$	P8$_7$					
18	X$_{COUT}$	P8$_6$					
19	$\overline{RESET}$						
20	X$_{OUT}$						
21	V$_{SS}$						
22	X$_{IN}$						
23	V$_{CC}$						
24		P8$_5$	$\overline{NMI}$				
25		P8$_4$	$\overline{INT2}$				
26		P8$_3$	$\overline{INT1}$		CAN0$_{IN}$/CAN1$_{IN}$		
27		P8$_2$	$\overline{INT0}$		CAN0$_{OUT}$/CAN1$_{OUT}$		
28		P8$_1$		TA4$_{IN}$/$\overline{U}$		INPC15/OUTC15	
29		P8$_0$		TA4$_{OUT}$/U		ISRxD0	
30		P7$_7$		TA3$_{IN}$	CAN0$_{IN}$/CAN02$_{IN}$	INPC14/OUTC14/ISCLK0	
31		P7$_6$		TA3$_{OUT}$	CAN0$_{OUT}$/CAN02$_{OUT}$	INPC13/OUTC13/ISTxD0	
32		P7$_5$		TA2$_{IN}$/$\overline{W}$		INPC12/OUTC12/ISRxD1/BE1$_{IN}$	
33		P7$_4$		TA2$_{OUT}$/W		INPC11/OUTC11/ISCLK1	
34		P7$_3$		TA1$_{IN}$/$\overline{V}$	$\overline{CTS2}$/$\overline{RTS2}$/$\overline{SS2}$	INPC10/OUTC10/ISTxD1/BE1$_{OUT}$	
35		P7$_2$		TA1$_{OUT}$/V	CLK2		
36		P7$_1$		TB5$_{IN}$/TA0$_{IN}$	RxD2/SCL2/STxD2	INPC17/OUTC17	
37		P7$_0$		TA0$_{OUT}$	TxD2/SDA2/SRxD2	INPC16/OUTC16	
38	V$_{CC}$	P6$_7$			TxD1/SDA1/SRxD1		
39	V$_{SS}$						
40		P6$_6$			RxD1/SCL1/STxD1		
41							
42		P6$_5$			CLK1		
43		P6$_4$			$\overline{CTS1}$/$\overline{RTS1}$/$\overline{SS1}$		
44		P6$_3$			TxD0/SDA0/SRxD0		
45		P6$_2$			RxD0/SCL0/STxD0		
46		P6$_1$			CLK0/CAN2$_{IN}$/$\overline{CAN2WU}$		
47		P6$_0$			$\overline{CTS0}$/$\overline{RTS0}$/$\overline{SS0}$/CAN2$_{OUT}$		
48		P13$_7$					

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin
49		$P13_6$					
50		$P13_5$					
51		$P13_4$					
52		$P5_7$					
53		$P5_6$					
54		$P5_5$					
55		$P5_4$					
56		$P13_3$					
57	V_{SS}						
58		$P13_2$					
59	V_{CC}						
60		$P13_1$					
61		$P13_0$					
62		$P5_3$					
63		$P5_2$					
64		$P5_1$					
65		$P5_0$					
66		$P12_7$					
67		$P12_6$					
68		$P12_5$					
69		$P4_7$					
70		$P4_6$					
71		$P4_5$					
72		$P4_4$					
73	V_{CC}	$P4_3$					
74							
75	V_{SS}	$P4_2$					
76							
77		$P4_1$					
78		$P4_0$					
79		$P3_7$					
80		$P3_6$					
81		$P3_5$					
82		$P3_4$					
83		$P3_3$					
84		$P3_2$					
85		$P3_1$					
86		$P12_4$					
87		$P12_3$					
88		$P12_2$					
89		$P12_1$					
90	V_{CC}	$P12_0$					
91	V_{SS}						
92		$P3_0$					
93							
94		$P2_7$					$AN2_7$
95		$P2_6$					$AN2_6$
96		$P2_5$					$AN2_5$

Table 1.4 Pin Characteristics for 144-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin
97		$P2_4$					$AN2_4$
98		$P2_3$					$AN2_3$
99		$P2_2$					$AN2_2$
100		$P2_1$					$AN2_1$
101		$P2_0$					$AN2_0$
102		$P1_7$	$\overline{INT5}$				
103		$P1_6$	$\overline{INT4}$				
104		$P1_5$	$\overline{INT3}$				
105		$P1_4$					
106		$P1_3$					
107		$P1_2$					
108		$P1_1$					
109		$P1_0$					
110		$P0_7$					$AN0_7$
111		$P0_6$					$AN0_6$
112		$P0_5$					$AN0_5$
113		$P0_4$					$AN0_4$
114		$P11_4$					
115		$P11_3$				$INPC1_3$/$OUTC1_3$	
116		$P11_2$				$INPC1_2$/$OUTC1_2$/ISRxD1/$BE1_{IN}$	
117		$P11_1$				$INPC1_1$/$OUTC1_1$/ISCLK1	
118		$P11_0$				$INPC1_0$/$OUTC1_0$/ISTxD1/$BE1_{OUT}$	
119		$P0_3$					$AN0_3$
120		$P0_2$					$AN0_2$
121		$P0_1$					$AN0_1$
122		$P0_0$					$AN0_0$
123		$P15_7$					$AN15_7$
124		$P15_6$					$AN15_6$
125		$P15_5$					$AN15_5$
126		$P15_4$					$AN15_4$
127		$P15_3$					$AN15_3$
128		$P15_2$				ISRxD0	$AN15_2$
129		$P15_1$				ISCLK0	$AN15_1$
130	V_{SS}						
131		$P15_0$				ISTxD0	$AN15_0$
132	V_{CC}						
133		$P10_7$	$\overline{KI_3}$				AN_7
134		$P10_6$	$\overline{KI_2}$				AN_6
135		$P10_5$	$\overline{KI_1}$				AN_5
136		$P10_4$	$\overline{KI_0}$				AN_4
137		$P10_3$					AN_3
138		$P10_2$					AN_2
139		$P10_1$					AN_1
140	AV_{SS}						
141		$P10_0$					AN_0
142	V_{REF}						
143	AV_{CC}						
144		$P9_7$			RxD4/SCL4/STxD4		$\overline{ADTRG}$



Figure 1.4 Pin Assignment for 100-Pin Package

Table 1.5 Pin Characteristics for 100-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin
1		P9$_4$		TB4$_{IN}$	$\overline{CTS4}$/$\overline{RTS4}$/$\overline{SS4}$		DA1
2		P9$_3$		TB3$_{IN}$	$\overline{CTS3}$/$\overline{RTS3}$/$\overline{SS3}$		DA0
3		P9$_2$		TB2$_{IN}$	TxD3/SDA3/SRxD3		
4		P9$_1$		TB1$_{IN}$	RxD3/SCL3/STxD3		
5		P9$_0$		TB0$_{IN}$	CLK3		
6	BYTE						
7	CNV$_{SS}$						
8	X$_{CIN}$	P8$_7$					
9	X$_{COUT}$	P8$_6$					
10	$\overline{RESET}$						
11	X$_{OUT}$						
12	V$_{SS}$						
13	X$_{IN}$						
14	V$_{CC}$						
15		P8$_5$	$\overline{NMI}$				
16		P8$_4$	$\overline{INT2}$				
17		P8$_3$	$\overline{INT1}$		CAN0$_{IN}$/CAN1$_{IN}$		
18		P8$_2$	$\overline{INT0}$		CAN0$_{OUT}$/CAN1$_{OUT}$		
19		P8$_1$		TA4$_{IN}$/$\overline{U}$		INPC1$_5$/OUTC1$_5$	
20		P8$_0$		TA4$_{OUT}$/U		ISRxD0	
21		P7$_7$		TA3$_{IN}$	CAN0$_{IN}$/CAN02$_{IN}$	INPC1$_4$/OUTC1$_4$/ISCLK0	
22		P7$_6$		TA3$_{OUT}$	CAN0$_{OUT}$/CAN02$_{OUT}$	INPC1$_3$/OUTC1$_3$/ISTxD0	
23		P7$_5$		TA2$_{IN}$/$\overline{W}$		INPC1$_2$/OUTC1$_2$/ISRxD1/BE1$_{IN}$	
24		P7$_4$		TA2$_{OUT}$/W		INPC1$_1$/OUTC1$_1$/ISCLK1	
25		P7$_3$		TA1$_{IN}$/$\overline{V}$	$\overline{CTS2}$/$\overline{RTS2}$/$\overline{SS2}$	INPC1$_0$/OUTC1$_0$/ISTxD1/BE1$_{OUT}$	
26		P7$_2$		TA1$_{OUT}$/V	CLK2		
27		P7$_1$		TB5$_{IN}$/TA0$_{IN}$	RxD2/SCL2/STxD2	INPC1$_7$/OUTC1$_7$	
28		P7$_0$		TA0$_{OUT}$	TxD2/SDA2/SRxD2	INPC1$_6$/OUTC1$_6$	
29		P6$_7$			TxD1/SDA1/SRxD1		
30		P6$_6$			RxD1/SCL1/STxD1		
31		P6$_5$			CLK1		
32		P6$_4$			$\overline{CTS1}$/$\overline{RTS1}$/$\overline{SS1}$		
33		P6$_3$			TxD0/SDA0/SRxD0		
34		P6$_2$			RxD0/SCL0/STxD0		
35		P6$_1$			CLK0/CAN2$_{IN}$/$\overline{CAN2WU}$		
36		P6$_0$			$\overline{CTS0}$/$\overline{RTS0}$/$\overline{SS0}$/CAN2$_{OUT}$		
37		P5$_7$					
38		P5$_6$					
39		P5$_5$					
40		P5$_4$					
41		P5$_3$					
42		P5$_2$					
43		P5$_1$					
44		P5$_0$					
45		P4$_7$					
46		P4$_6$					
47		P4$_5$					
48		P4$_4$					
49		P4$_3$					
50		P4$_2$					

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin
51		$P4_1$					
52		$P4_0$					
53		$P3_7$					
54		$P3_6$					
55		$P3_5$					
56		$P3_4$					
57		$P3_3$					
58		$P3_2$					
59		$P3_1$					
60	V_{CC}						
61		$P3_0$					
62	V_{SS}						
63		$P2_7$					$AN2_7$
64		$P2_6$					$AN2_6$
65		$P2_5$					$AN2_5$
66		$P2_4$					$AN2_4$
67		$P2_3$					$AN2_3$
68		$P2_2$					$AN2_2$
69		$P2_1$					$AN2_1$
70		$P2_0$					$AN2_0$
71		$P1_7$	$\overline{INT5}$				
72		$P1_6$	$\overline{INT4}$				
73		$P1_5$	$\overline{INT3}$				
74		$P1_4$					
75		$P1_3$					
76		$P1_2$					
77		$P1_1$					
78		$P1_0$					
79		$P0_7$					$AN0_7$
80		$P0_6$					$AN0_6$
81		$P0_5$					$AN0_5$
82		$P0_4$					$AN0_4$
83		$P0_3$					$AN0_3$
84		$P0_2$					$AN0_2$
85		$P0_1$					$AN0_1$
86		$P0_0$					$AN0_0$
87		$P10_7$	$\overline{KI3}$				AN_7
88		$P10_6$	$\overline{KI2}$				AN_6
89		$P10_5$	$\overline{KI1}$				AN_5
90		$P10_4$	$\overline{KI0}$				AN_4
91		$P10_3$					AN_3
92		$P10_2$					AN_2
93		$P10_1$					AN_1
94	AV_{SS}						
95		$P10_0$					AN_0
96	V_{REF}						
97	AV_{CC}						
98		$P9_7$			RxD4/SCL4/STxD4		$\overline{ADTRG}$
99		$P9_6$			TxD4/SDA4/SRxD4/$CAN1_{OUT}$		ANEX1
100		$P9_5$			CLK4/CAN1IN/$\overline{CAN1WU}$		ANEX0

1.6 Pin Description

Table 1.6 Pin Description (100-Pin and 144-Pin Packages)

Classsfication	Symbol	I/O Type	Function
Power Supply	VCC VSS	I	Apply 4.2 to 5.5 V to both VCC pins. Apply 0 V to the VSS pin
Analog Power Supply	AVCC AVSS	I	Supplies power to the A/D converter. Connect the AVCC pin to VCC and the AVSS pin to VSS
Reset Input	$\overline{\text{RESET}}$	I	The microcomputer is in a reset state when "L" is applied to the $\overline{\text{RESET}}$ pin
CNVSS	CNVSS	I	Switches processor mode. Connect the CNVSS pin to VSS
Input to Switch External Data Bus Width	BYTE	I	Connect the BYTE pin to VSS
Main Clock Input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open.
Main Clock Output	XOUT	O	
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply external clock, apply it to XCIN and leave XCOUT open
Sub Clock output	XCOUT	O	
Clock Output	CLKOUT	O	Outputs the clock having the same frequency as fC, f8 or f32
$\overline{\text{INT}}$ Interrupt Input	$\overline{\text{INT0}}$ to $\overline{\text{INT5}}$	I	Input pins for the $\overline{\text{INT}}$ interrupt
$\overline{\text{NMI}}$ Interrupt Input	$\overline{\text{NMI}}$	I	Input pin for the $\overline{\text{NMI}}$ interrupt
Key Input Interrupt	$\overline{\text{KI0}}$ to $\overline{\text{KI3}}$	I	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	I/O pins for the timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.)
	TA0IN to TA4IN	I	Input pins for Timer A0 to A4
Timer B	TB0IN to TB5IN	I	Input pins for Timer B0 to B5
Three-phase Motor Control Timer Output	U, $\overline{\text{U}}$, V, $\overline{\text{V}}$, W, $\overline{\text{W}}$	O	Output pins for the three-phase motor control timer
Serial I/O	$\overline{\text{CTS0}}$ to $\overline{\text{CTS4}}$	I	Input pins for data transmission control
	$\overline{\text{RTS0}}$ to $\overline{\text{RTS4}}$	O	Output pins for data reception control
	CLK0 to CLK4	I/O	Inputs and outputs the transfer clock
	RxD0 to RxD4	I	Inputs serial data
	TxD0 to TxD4	O	Outputs serial data (TxD2 is a pin for the N-channel open drain output.)
I^2C Mode	SDA0 to SDA4	I/O	Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.)
	SCL0 to SCL4		Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.)
Serial I/O Special Function	STxD0 to STxD4	O	Outputs serial data when slave mode is selected (STxD2 is a pin for the N-channel open drain output.)
	SRxD0 to SRxD4	I	Inputs serial data when slave mode is selected
	$\overline{\text{SS0}}$ to $\overline{\text{SS4}}$	I	Input pins to control serial I/O special function

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)

Classsfication	Symbol	I/O Type	Function
Reference Voltage Input	V_{REF}	I	Applies reference voltage to the A/D converter and D/A converter
A/D Converter	AN_0 to AN_7 $AN0_0$ to $AN0_7$ $AN2_0$ to $AN2_7$	I	Analog input pins for the A/D converter
	$\overline{ADTRG}$	I	Input pin for an external A/D trigger
	ANEX0	I/O	Extended analog input pin for the A/D converter and output pin in external op-amp connection mode
	ANEX1	I	Extended analog input pin for the A/D converter
D/A Converter	DA0, DA1	O	Output pin for the D/A converter
Intelligent I/O	$INPC1_0$ to $INPC1_7$	I	Input pins for the time measurement function
	$OUTC1_0$ to $OUTC1_7$	O	Output pins for the waveform generating function ($OUTC1_6$ and $OUTC1_7$ assigned to $P7_0$ and $P7_1$ are pins for the N-channel open drain output.)
	ISCLK0	I/O	Inputs and outputs the clock for the intelligent I/O communication function
	ISCLK1		
	ISRXD0	I	Inputs data for the intelligent I/O communication function
	ISRXD1		
	ISTXD0	O	Outputs data for the intelligent I/O communication function
	ISTXD1		
	$BE1_{IN}$	I	Inputs data for the intelligent I/O communication function
	$BE1_{OUT}$	O	Outputs data for the intelligent I/O communication function
CAN	$CAN0_{IN}$	I	Input pin for the CAN communication function
	$CAN02_{IN}$		
	$CAN1_{IN}$		
	$CAN2_{IN}$		
	$CAN0_{OUT}$	O	Output pin for the CAN communication function
	$CAN02_{OUT}$		
	$CAN1_{OUT}$		
	$CAN2_{OUT}$		
	$\overline{CAN1WU}$	I	Input pin for the CANi wake-up interrupt (i=1, 2)
	$\overline{CAN2WU}$		
I/O Ports	$P0_0$ to $P0_7$ $P1_0$ to $P1_7$ $P2_0$ to $P2_7$ $P3_0$ to $P3_7$ $P4_0$ to $P4_7$ $P5_0$ to $P5_7$	I/O	8-bit I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resister available in 4-bit units
	$P6_0$ to $P6_7$ $P7_0$ to $P7_7$ $P9_0$ to $P9_7$ $P10_0$ to $P10_7$	I/O	I/O ports having equivalent functions to P0 ($P7_0$ and $P7_1$ are ports for the N-channel open drain output.)
	$P8_0$ to $P8_4$ $P8_6$, $P8_7$	I/O	I/O ports having equivalent functions to P0
Input Port	$P8_5$	I	Shares a pin with $\overline{NMI}$. $\overline{NMI}$ input state can be got by reading $P8_5$

I : Input O : Output I/O : Input and output

Table 1.6 Pin Description (144-Pin Package Only) (Continued)

Classsfication	Symbol	I/O Type	Function
A/D Converter	$AN15_0$ to $AN15_7$	I	Analog input pins for the A/D converter
I/O Ports	$P11_0$ to $P11_4$ $P12_0$ to $P12_7$ $P13_0$ to $P13_7$ $P14_0$ to $P14_6$ $P15_0$ to $P15_7$	I/O	I/O ports having equivalent functions to P0

I : Input O : Output I/O : Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers.

The register bank is comprised of 8 registers (R0, R1, R2, R3, A0, A1, SB and FB) out of 28 CPU registers. Two sets of register banks are provided.



NOTE:
1. The register bank is comprised of these registers. Two sets of register banks are provided.

Figure 2.1 CPU Register

2.1 General Registers

2.1.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2 and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R3.

2.1.2 Address Registers (A0 and A1)

A0 and A1 are 24-bit registers for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations.

2.1.3 Static Base Register (SB)

SB is a 24-bit register for SB-relative addressing.

2.1.4 Frame Base Register (FB)

FB is a 24-bit register for FB-relative addressing.

2.1.5 Program Counter (PC)

PC, 24 bits wide, indicates the address of an instruction to be executed.

2.1.6 Interrupt Table Register (INTB)

INTB is a 24-bit register indicating the starting address of an relocatable interrupt vector table.

2.1.7 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are 24 bits wide each. The U flag is used to switch between USP and ISP. Refer to **2.1.8 Flag Register (FLG)** for details on the U flag. Set USP and ISP to even addresses to execute an interrupt sequence efficiently.

2.1.8 Flag Register (FLG)

FLG is a 16-bit register indicating a CPU state.

2.1.8.1 Carry Flag (C)

The C flag indicates whether carry or borrow has occurred after executing an instruction.

2.1.8.2 Debug Flag (D)

The D flag is for debug only. Set to "0".

2.1.8.3 Zero Flag (Z)

The Z flag is set to "1" when the value of zero is obtained from an arithmetic operation; otherwise "0".

2.1.8.4 Sign Flag (S)

The S flag is set to "1" when a negative value is obtained from an arithmetic operation; otherwise "0".

2.1.8.5 Register Bank Select Flag (B)

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

2.1.8.6 Overflow Flag (O)

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

2.1.8.7 Interrupt Enable Flag (I)

The I flag enables a maskable interrupt.
Interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

2.1.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".
The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.1.8.9 Processor Interrupt Priority Level (IPL)

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has greater priority than IPL, the interrupt is enabled.

2.1.8.10 Reserved Space

When writing to a reserved space, set to "0". When reading, its content is indeterminate.

2.2 High-Speed Interrupt Registers

Registers associated with the high-speed interrupt are as follows:

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

Refer to **10.4 High-Speed Interrupt** for details.

2.3 DMAC-Associated Registers

Registers associated with DMAC are as follows:

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)

Refer to **12. DMAC** for details.

3. Memory

Figure 3.1 shows a memory map of the M32C/88 Group (M32C/88T).

The M32C/88 Group (M32C/88T) provides 16-Mbyte address space addressed from 000000$_{16}$ to FFFFFF$_{16}$.

The internal ROM is allocated from address FFFFFF$_{16}$ to lower. For example, a 64-Kbyte internal ROM is addressed from FF0000$_{16}$ to FFFFFF$_{16}$.

The fixed interrupt vectors are allocated from address FFFFDC$_{16}$ to FFFFFF$_{16}$. It stores the starting address of each interrupt routine.

The internal RAM is allocated from address 000400$_{16}$ to higher. For example, a 10-Kbyte internal RAM is allocated from address 000400$_{16}$ to 002BFF$_{16}$. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFRs, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers, is allocated from address 000000$_{16}$ to 0003FF$_{16}$. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are addressed from FFFE00$_{16}$ to FFFFDB$_{16}$. It is used for the JMPS instruction and JSRS instruction. Refer to the Renesas publication **M32C/80 Series Software Manual** for details.



Figure 3.1 Memory Map

4. Special Function Registers (SFRs)

Address	Register	Symbol	Value after RESET
000016			
000116			
000216			
000316			
000416	Processor Mode Register(1)	PM0	1000 00002(CNVss pin ="L")
000516	Processor Mode Register 1	PM1	0016
000616	System Clock Control Register 0	CM0	0000 10002
000716	System Clock Control Register 1	CM1	0010 00002
000816			
000916	Address Match Interrupt Enable Register	AIER	0016
000A16	Protect Register	PRCR	XXXX 00002
000B16			
000C16	Main Clock Division Register	MCD	XXX0 10002
000D16	Oscillation Stop Detection Register	CM2	0016
000E16	Watchdog Timer Start Register	WDTS	XX16
000F16	Watchdog Timer Control Register	WDC	000X XXXX2
001016 001116 001216	Address Match Interrupt Register 0	RMAD0	00000016
001316	Processor Mode Register 2	PM2	0016
001416 001516 001616	Address Match Interrupt Register 1	RMAD1	00000016
001716			
001816 001916 001A16	Address Match Interrupt Register 2	RMAD2	00000016
001B16			
001C16 001D16 001E16	Address Match Interrupt Register 3	RMAD3	00000016
001F16			
002016			
002116			
002216			
002316			
002416			
002516			
002616	PLL Control Register 0	PLC0	0001 X0102
002716	PLL Control Register 1	PLC1	000X 00002
002816 002916 002A16	Address Match Interrupt Register 4	RMAD4	00000016
002B16			
002C16 002D16 002E16	Address Match Interrupt Register 5	RMAD5	00000016
002F16			

X: Indeterminate
Blank spaces are reserved. No access is allowed.
NOTE:
1. The PM01 and PM00 bits in the PM0 register maintain values set before reset, even after software reset or watch-dog timer reset has been performed.

Address	Register	Symbol	Value after RESET
006016			
003016			
003116			
003216			
003316			
003416			
003516			
003616			
003716			
003816 003916 003A16	Address Match Interrupt Register 6	RMAD6	00000016
003B16			
003C16 003D16 003E16	Address Match Interrupt Register 7	RMAD7	00000016
003F16			
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B16			
004C16			
004D16			
004E16			
004F16			
005016			
005116			
005216			
005316			
005416			
005516	Flash Memory Control Register 1	FMR1	0000 01012
005616			
005716	Flash Memory Control Register 0	FMR0	0000 00012
005816			
005916			
005A16			
005B16			
005C16			
005D16			
005E16			
005F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816	DMA0 Interrupt Control Register	DM0IC	XXXX X0002
006916	Timer B5 Interrupt Control Register	TB5IC	XXXX X0002
006A16	DMA2 Interrupt Control Register	DM2IC	XXXX X0002
006B16	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X0002
006C16	Timer A0 Interrupt Control Register	TA0IC	XXXX X0002
006D16	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X0002
006E16	Timer A2 Interrupt Control Register	TA2IC	XXXX X0002
006F16	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X0002
007016	Timer A4 Interrupt Control Register	TA4IC	XXXX X0002
007116	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X0002
007216	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X0002
007316	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X0002
007416	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X0002
007516	Intelligent I/O Interrupt Control Register 0/ CAN Interrupt 3 Control Register	IIO0IC/ CAN3IC	XXXX X0002
007616	Timer B1 Interrupt Control Register	TB1IC	XXXX X0002
007716	Intelligent I/O Interrupt Control Register 2/ CAN Interrupt 6 Control Register	IIO2IC/ CAN6IC	XXXX X0002
007816	Timer B3 Interrupt Control Register	TB3IC	XXXX X0002
007916	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X0002
007A16	INT5 Interrupt Control Register	INT5IC	XX00 X0002
007B16	CAN Interrupt 8 Control Register	CAN8IC	XXXX X0002
007C16	INT3 Interrupt Control Register	INT3IC	XX00 X0002
007D16	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X0002
007E16	INT1 Interrupt Control Register	INT1IC	XX00 X0002
007F16	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC/ CAN1IC	XXXX X0002
008016			
008116	CAN Interrupt 2 Control Register	CAN2IC	XXXX X0002
008216			
008316			
008416			
008516			
008616			
008716			
008816	DMA1 Interrupt Control Register	DM1IC	XXXX X0002
008916	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X0002
008A16	DMA3 Interrupt Control Register	DM3IC	XXXX X0002
008B16	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X0002
008C16	Timer A1 Interrupt Control Register	TA1IC	XXXX X0002
008D16	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X0002
008E16	Timer A3 Interrupt Control Register	TA3IC	XXXX X0002
008F16	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X0002

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
009016	UART0 Transmit /NACK Interrupt Control Register	S0TIC	XXXX X0002
009116	UART1/UART4 Bus Conflict Detect Interrupt Control Register	BCN1IC/BCN4IC	XXXX X0002
009216	UART1 Transmit/NACK Interrupt Control Register	S1TIC	XXXX X0002
009316	Key Input Interrupt Control Register	KUPIC	XXXX X0002
009416	Timer B0 Interrupt Control Register	TB0IC	XXXX X0002
009516	Intelligent I/O Interrupt Control Register 1/ CAN Interrupt 4 Control Register	IIO1IC/ CAN4IC	XXXX X0002
009616	Timer B2 Interrupt Control Register	TB2IC	XXXX X0002
009716	Intelligent I/O Interrupt Control Register 3/ CAN Interrupt 7 Control Register	IIO3IC/ CAN7IC	XXXX X0002
009816	Timer B4 Interrupt Control Register	TB4IC	XXXX X0002
009916	CAN Interrupt 5 Control Register	CAN5IC	XXXX X0002
009A16	INT4 Interrupt Control Register	INT4IC	XX00 X0002
009B16			
009C16	INT2 Interrupt Control Register	INT2IC	XX00 X0002
009D16	Intelligent I/O Interrupt Control Register 9/ CAN Interrupt 0 Control Register	IIO9IC/ CAN0IC	XXXX X0002
009E16	INT0 Interrupt Control Register	INT0IC	XX00 X0002
009F16	Exit Priority Control Register	RLVL	XXXX 00002
00A016	Interrupt Request Register 0	IIO0IR	0000 000X2
00A116	Interrupt Request Register 1	IIO1IR	0000 000X2
00A216	Interrupt Request Register 2	IIO2IR	0000 000X2
00A316	Interrupt Request Register 3	IIO3IR	0000 000X2
00A416	Interrupt Request Register 4	IIO4IR	0000 000X2
00A516	Interrupt Request Register 5	IIO5IR	0000 000X2
00A616	Interrupt Request Register 6	IIO6IR	0000 000X2
00A716			
00A816	Interrupt Request Register 8	IIO8IR	0000 000X2
00A916	Interrupt Request Register 9	IIO9IR	0000 000X2
00AA16	Interrupt Request Register 10	IIO10IR	0000 000X2
00AB16	Interrupt Request Register 11	IIO11IR	0000 000X2
00AC16			
00AD16			
00AE16			
00AF16			
00B016	Interrupt Enable Register 0	IIO0IE	0016
00B116	Interrupt Enable Register 1	IIO1IE	0016
00B216	Interrupt Enable Register 2	IIO2IE	0016
00B316	Interrupt Enable Register 3	IIO3IE	0016
00B416	Interrupt Enable Register 4	IIO4IE	0016
00B516	Interrupt Enable Register 5	IIO5IE	0016
00B616	Interrupt Enable Register 6	IIO6IE	0016
00B716			
00B816	Interrupt Enable Register 8	IIO8IE	0016
00B916	Interrupt Enable Register 9	IIO9IE	0016
00BA16	Interrupt Enable Register 10	IIO10IE	0016
00BB16	Interrupt Enable Register 11	IIO11IE	0016
00BC16			
00BD16			
00BE16			
00BF16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00C0$_{16}$			
00C1$_{16}$			
00C2$_{16}$			
00C3$_{16}$			
00C4$_{16}$			
00C5$_{16}$			
00C6$_{16}$			
00C7$_{16}$			
00C8$_{16}$			
00C9$_{16}$			
00CA$_{16}$			
00CB$_{16}$			
00CC$_{16}$			
00CD$_{16}$			
00CE$_{16}$			
00CF$_{16}$			
00D0$_{16}$			
00D1$_{16}$			
00D2$_{16}$			
00D3$_{16}$			
00D4$_{16}$			
00D5$_{16}$			
00D6$_{16}$			
00D7$_{16}$			
00D8$_{16}$			
00D9$_{16}$			
00DA$_{16}$			
00DB$_{16}$			
00DC$_{16}$			
00DD$_{16}$			
00DE$_{16}$			
00DF$_{16}$			
00E0$_{16}$			
00E1$_{16}$			
00E2$_{16}$			
00E3$_{16}$			
00E4$_{16}$			
00E5$_{16}$			
00E6$_{16}$			
00E7$_{16}$			
00E8$_{16}$ 00E9$_{16}$	SI/O Receive Buffer Register 0	G0RB	XXXX XXXX$_2$ XXX0 XXXX$_2$
00EA$_{16}$	Transmit Buffer/Receive Data Register 0	G0TB/G0DR	XX$_{16}$
00EB$_{16}$			
00EC$_{16}$	Receive Input Register 0	G0RI	XX$_{16}$
00ED$_{16}$	SI/O Communication Mode Register 0	G0MR	00$_{16}$
00EE$_{16}$	Transmit Output Register 0	G0TO	XX$_{16}$
00EF$_{16}$	SI/O Communication Control Register 0	G0CR	0000 X011$_2$

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
00F016	Data Compare Register 00	G0CMP0	XX16
00F116	Data Compare Register 01	G0CMP1	XX16
00F216	Data Compare Register 02	G0CMP2	XX16
00F316	Data Compare Register 03	G0CMP3	XX16
00F416	Data Mask Register 00	G0MSK0	XX16
00F516	Data Mask Register 01	G0MSK1	XX16
00F616	Communication Clock Select Register	CCS	XXXX 00002
00F716			
00F816	Receive CRC Code Register 0	G0RCRC	XX16
00F916			XX16
00FA16	Transmit CRC Code Register 0	G0TCRC	0016
00FB16			0016
00FC16	SI/O Extended Mode Register 0	G0EMR	0016
00FD16	SI/O Extended Receive Control Register 0	G0ERC	0016
00FE16	SI/O Special Communication Interrupt Detect Register 0	G0IRF	0016
00FF16	SI/O Extended Transmit Control Register 0	G0ETC	0000 0XXX2
010016	Time Measurement/Waveform Generating Register 10	G1TM0/G1PO0	XX16
010116			XX16
010216	Time Measurement/Waveform Generating Register 11	G1TM1/G1PO1	XX16
010316			XX16
010416	Time Measurement/Waveform Generating Register 12	G1TM2/G1PO2	XX16
010516			XX16
010616	Time Measurement/Waveform Generating Register 13	G1TM3/G1PO3	XX16
010716			XX16
010816	Time Measurement/Waveform Generating Register 14	G1TM4/G1PO4	XX16
010916			XX16
010A16	Time Measurement/Waveform Generating Register 15	G1TM5/G1PO5	XX16
010B16			XX16
010C16	Time Measurement/Waveform Generating Register 16	G1TM6/G1PO6	XX16
010D16			XX16
010E16	Time Measurement/Waveform Generating Register 17	G1TM7/G1PO7	XX16
010F16			XX16
011016	Waveform Generating Control Register 10	G1POCR0	0000 X0002
011116	Waveform Generating Control Register 11	G1POCR1	0X00 X0002
011216	Waveform Generating Control Register 12	G1POCR2	0X00 X0002
011316	Waveform Generating Control Register 13	G1POCR3	0X00 X0002
011416	Waveform Generating Control Register 14	G1POCR4	0X00 X0002
011516	Waveform Generating Control Register 15	G1POCR5	0X00 X0002
011616	Waveform Generating Control Register 16	G1POCR6	0X00 X0002
011716	Waveform Generating Control Register 17	G1POCR7	0X00 X0002
011816	Time Measurement Control Register 10	G1TMCR0	0016
011916	Time Measurement Control Register 11	G1TMCR1	0016
011A16	Time Measurement Control Register 12	G1TMCR2	0016
011B16	Time Measurement Control Register 13	G1TMCR3	0016
011C16	Time Measurement Control Register 14	G1TMCR4	0016
011D16	Time Measurement Control Register 15	G1TMCR5	0016
011E16	Time Measurement Control Register 16	G1TMCR6	0016
011F16	Time Measurement Control Register 17	G1TMCR7	0016

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
012016 012116	Base Timer Register 1	G1BT	XX16 XX16
012216	Base Timer Control Register 10	G1BCR0	0016
012316	Base Timer Control Register 11	G1BCR1	X000 000X2
012416	Time Measurement Prescaler Register 16	G1TPR6	0016
012516	Time Measurement Prescaler Register 17	G1TPR7	0016
012616	Function Enable Register 1	G1FE	0016
012716	Function Select Register 1	G1FS	0016
012816 012916	SI/O Receive Buffer Register 1	G1RB	XXXX XXXX2 X000 XXXX2
012A16	Transmit Buffer/Receive Data Register 1	G1TB/G1DR	XX16
012B16			
012C16	Receive Input Register 1	G1RI	XX16
012D16	SI/O Communication Mode Register 1	G1MR	0016
012E16	Transmit Output Register 1	G1TO	XX16
012F16	SI/O Communication Control Register 1	G1CR	0000 X0112
013016	Data Compare Register 10	G1CMP0	XX16
013116	Data Compare Register 11	G1CMP1	XX16
013216	Data Compare Register 12	G1CMP2	XX16
013316	Data Compare Register 13	G1CMP3	XX16
013416	Data Mask Register 10	G1MSK0	XX16
013516	Data Mask Register 11	G1MSK1	XX16
013616			
013716			
013816 013916	Receive CRC Code Register 1	G1RCRC	XX16 XX16
013A16 013B16	Transmit CRC Code Register 1	G1TCRC	0016 0016
013C16	SI/O Extended Mode Register 1	G1EMR	0016
013D16	SI/O Extended Receive Control Register 1	G1ERC	0016
013E16	SI/O Special Communication Interrupt Detection Register 1	G1IRF	0016
013F16	SI/O Extended Transmit Control Register 1	G1ETC	0000 0XXX2
014016			
014116			
014216			
014316			
014416			
014516			
014616			
014716			
014816			
014916			
014A16			
014B16			
014C16			
014D16 to 016F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
017016	CAN2 Slot Buffer Select Register	C2SBS	0016(1)
017116	CAN2 Control Register 1	C2CTLR1	X000 00XX2(1)
017216	CAN2 Sleep Control Register	C2SLPR	XXXX XXX02
017316			
017416 017516	CAN2 Acceptance Filter Support Register	C2AFS	0016(1) 0116(1)
017616			
017716			
017816	Input Function Select Register	IPS	0016
017916	Input Function Select Register A	IPSA	0016
017A16			
017B16			
017C16			
017D16			
017E16			
017F16			
018016	CAN2 Message Slot Buffer 0 Standard ID0	C2SLOT0_0	XX16
018116	CAN2 Message Slot Buffer 0 Standard ID1	C2SLOT0_1	XX16
018216	CAN2 Message Slot Buffer 0 Extended ID0	C2SLOT0_2	XX16
018316	CAN2 Message Slot Buffer 0 Extended ID1	C2SLOT0_3	XX16
018416	CAN2 Message Slot Buffer 0 Extended ID2	C2SLOT0_4	XX16
018516	CAN2 Message Slot Buffer 0 Data Length Code	C2SLOT0_5	XX16
018616	CAN2 Message Slot Buffer 0 Data 0	C2SLOT0_6	XX16
018716	CAN2 Message Slot Buffer 0 Data 1	C2SLOT0_7	XX16
018816	CAN2 Message Slot Buffer 0 Data 2	C2SLOT0_8	XX16
018916	CAN2 Message Slot Buffer 0 Data 3	C2SLOT0_9	XX16
018A16	CAN2 Message Slot Buffer 0 Data 4	C2SLOT0_10	XX16
018B16	CAN2 Message Slot Buffer 0 Data 5	C2SLOT0_11	XX16
018C16	CAN2 Message Slot Buffer 0 Data 6	C2SLOT0_12	XX16
018D16	CAN2 Message Slot Buffer 0 Data 7	C2SLOT0_13	XX16
018E16	CAN2 Message Slot Buffer 0 Time Stamp High-Order	C2SLOT0_14	XX16
018F16	CAN2 Message Slot Buffer 0 Time Stamp Low-Order	C2SLOT0_15	XX16
019016	CAN2 Message Slot Buffer 1 Standard ID0	C2SLOT1_0	XX16
019116	CAN2 Message Slot Buffer 1 Standard ID1	C2SLOT1_1	XX16
019216	CAN2 Message Slot Buffer 1 Extended ID0	C2SLOT1_2	XX16
019316	CAN2 Message Slot Buffer 1 Extended ID1	C2SLOT1_3	XX16
019416	CAN2 Message Slot Buffer 1 Extended ID2	C2SLOT1_4	XX16
019516	CAN2 Message Slot Buffer 1 Data Length Code	C2SLOT1_5	XX16
019616	CAN2 Message Slot Buffer 1 Data 0	C2SLOT1_6	XX16
019716	CAN2 Message Slot Buffer 1 Data 1	C2SLOT1_7	XX16
019816	CAN2 Message Slot Buffer 1 Data 2	C2SLOT1_8	XX16
019916	CAN2 Message Slot Buffer 1 Data 3	C2SLOT1_9	XX16
019A16	CAN2 Message Slot Buffer 1 Data 4	C2SLOT1_10	XX16
019B16	CAN2 Message Slot Buffer 1 Data 5	C2SLOT1_11	XX16
019C16	CAN2 Message Slot Buffer 1 Data 6	C2SLOT1_12	XX16
019D16	CAN2 Message Slot Buffer 1 Data 7	C2SLOT1_13	XX16
019E16	CAN2 Message Slot Buffer 1 Time Stamp High-Order	C2SLOT1_14	XX16
019F16	CAN2 Message Slot Buffer 1 Time Stamp Low-Order	C2SLOT1_15	XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTE:

1. Values are obtained by setting the SLEEP bit in the C2SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
01A0₁₆	CAN2 Control Register 0	C2CTLR0	XX01 0X01₂(2)
01A1₁₆			XXXX 0000₂(2)
01A2₁₆	CAN2 Status Register	C2STR	0000 0000₂(2)
01A3₁₆			X000 0X01₂(2)
01A4₁₆	CAN2 Extended ID Register	C2IDR	00₁₆(2)
01A5₁₆			00₁₆(2)
01A6₁₆	CAN2 Configuration Register	C2CONR	0000 XXXX₂(2)
01A7₁₆			0000 0000₂(2)
01A8₁₆	CAN2 Time Stamp Register	C2TSR	00₁₆(2)
01A9₁₆			00₁₆(2)
01AA₁₆	CAN2 Transmit Error Count Register	C2TEC	00₁₆(2)
01AB₁₆	CAN2 Receive Error Count Register	C2REC	00₁₆(2)
01AC₁₆	CAN2 Slot Interrupt Status Register	C2SISTR	00₁₆(2)
01AD₁₆			00₁₆(2)
01AE₁₆			
01AF₁₆			
01B0₁₆	CAN2 Slot Interrupt Mask Register	C2SIMKR	00₁₆(2)
01B1₁₆			00₁₆(2)
01B2₁₆			
01B3₁₆			
01B4₁₆	CAN2 Error Interrupt Mask Register	C2EIMKR	XXXX X000₂(2)
01B5₁₆	CAN2 Error Interrupt Status Register	C2EISTR	XXXX X000₂(2)
01B6₁₆	CAN2 Error Cause Register	C2EFR	00₁₆(2)
01B7₁₆	CAN2 Baud Rate Prescaler	C2BRP	0000 0001₂(2)
01B8₁₆			
01B9₁₆	CAN2 Mode Register	C2MDR	XXXX XX00₂(2)
01BA₁₆			
01BB₁₆			
01BC₁₆			
01BD₁₆			
01BE₁₆			
01BF₁₆			
01C0₁₆	CAN2 Single Shot Control Register	C2SSCTLR	00₁₆(2)
01C1₁₆			00₁₆(2)
01C2₁₆			
01C3₁₆			
01C4₁₆	CAN2 Single Shot Status Register	C2SSSTR	00₁₆(2)
01C5₁₆			00₁₆(2)
01C6₁₆			
01C7₁₆			
01C8₁₆	CAN2 Global Mask Register Standard ID0	C2GMR0	XXX0 0000₂(2)
01C9₁₆	CAN2 Global Mask Register Standard ID1	C2GMR1	XX00 0000₂(2)
01CA₁₆	CAN2 Global Mask Register Extended ID0	C2GMR2	XXXX 0000₂(2)
01CB₁₆	CAN2 Global Mask Register Extended ID1	C2GMR3	00₁₆(2)
01CC₁₆	CAN2 Global Mask Register Extended ID2	C2GMR4	XX00 0000₂(2)
01CD₁₆			
01CE₁₆			
01CF₁₆			

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C2CTLR1 register switches functions for addresses 01C0₁₆ to 01DF₁₆.
2. Values are obtained by setting the SLEEP bit in the C2SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
01D0₁₆	CAN2 Message Slot 0 Control Register / CAN2 Local Mask Register A Standard ID0	C2MCTL0/ C2LMAR0	0000 0000₂(2) XXX0 0000₂(2)
01D1₁₆	CAN2 Message Slot 1 Control Register / CAN2 Local Mask Register A Standard ID1	C2MCTL1/ C2LMAR1	0000 0000₂(2) XX00 0000₂(2)
01D2₁₆	CAN2 Message Slot 2 Control Register / CAN2 Local Mask Register A Extended ID0	C2MCTL2/ C2LMAR2	0000 0000₂(2) XXXX 0000₂(2)
01D3₁₆	CAN2 Message Slot 3 Control Register / CAN2 local Mask Register A Extended ID1	C2MCTL3/ C2LMAR3	00₁₆(2) 00₁₆(2)
01D4₁₆	CAN2 Message Slot 4 Control Register / CAN2 Local Mask Register A Extended ID2	C2MCTL4/ C2LMAR4	0000 0000₂(2) XX00 0000₂(2)
01D5₁₆	CAN2 Message Slot 5 Control Register	C2MCTL5	00₁₆(2)
01D6₁₆	CAN2 Message Slot 6 Control Register	C2MCTL6	00₁₆(2)
01D7₁₆	CAN2 Message Slot 7 Control Register	C2MCTL7	00₁₆(2)
01D8₁₆	CAN2 Message Slot 8 Control Register / CAN2 Local Mask Register B Standard ID0	C2MCTL8/ C2LMBR0	0000 0000₂(2) XXX0 0000₂(2)
01D9₁₆	CAN2 Message Slot 9 Control Register / CAN2 Local Mask Register B Standard ID1	C2MCTL9/ C2LMBR1	0000 0000₂(2) XX00 0000₂(2)
01DA₁₆	CAN2 Message Slot 10 Control Register / CAN2 Local Mask Register B Extended ID2	C2MCTL10/ C2LMBR2	0000 0000₂(2) XXXX 0000₂(2)
01DB₁₆	CAN2 Message Slot 11 Control Register / CAN2 Local Mask Register B Extended ID3	C2MCTL11/ C2LMBR3	00₁₆(2) 00₁₆(2)
01DC₁₆	CAN2 Message Slot 12 Control Register / CAN2 Local Mask Register B Extended ID4	C2MCTL12/ C2LMBR4	0000 0000₂(2) XX00 0000₂(2)
01DD₁₆	CAN2 Message Slot 13 Control Register	C2MCTL13	00₁₆(2)
01DE₁₆	CAN2 Message Slot 14 Control Register	C2MCTL14	00₁₆(2)
01DF₁₆	CAN2 Message Slot 15 Control Register	C2MCTL15	00₁₆(2)

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C2CTLR1 register switches functions for addresses 01C0₁₆ to 01DF₁₆.
2. Values are obtained by setting the SLEEP bit in the C2SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
01E0₁₆	CAN0 Message Slot Buffer 0 Standard ID0	C0SLOT0_0	XX₁₆
01E1₁₆	CAN0 Message Slot Buffer 0 Standard ID1	C0SLOT0_1	XX₁₆
01E2₁₆	CAN0 Message Slot Buffer 0 Extended ID0	C0SLOT0_2	XX₁₆
01E3₁₆	CAN0 Message Slot Buffer 0 Extended ID1	C0SLOT0_3	XX₁₆
01E4₁₆	CAN0 Message Slot Buffer 0 Extended ID2	C0SLOT0_4	XX₁₆
01E5₁₆	CAN0 Message Slot Buffer 0 Data Length Code	C0SLOT0_5	XX₁₆
01E6₁₆	CAN0 Message Slot Buffer 0 Data 0	C0SLOT0_6	XX₁₆
01E7₁₆	CAN0 Message Slot Buffer 0 Data 1	C0SLOT0_7	XX₁₆
01E8₁₆	CAN0 Message Slot Buffer 0 Data 2	C0SLOT0_8	XX₁₆
01E9₁₆	CAN0 Message Slot Buffer 0 Data 3	C0SLOT0_9	XX₁₆
01EA₁₆	CAN0 Message Slot Buffer 0 Data 4	C0SLOT0_10	XX₁₆
01EB₁₆	CAN0 Message Slot Buffer 0 Data 5	C0SLOT0_11	XX₁₆
01EC₁₆	CAN0 Message Slot Buffer 0 Data 6	C0SLOT0_12	XX₁₆
01ED₁₆	CAN0 Message Slot Buffer 0 Data 7	C0SLOT0_13	XX₁₆
01EE₁₆	CAN0 Message Slot Buffer 0 Time Stamp High-Order	C0SLOT0_14	XX₁₆
01EF₁₆	CAN0 Message Slot Buffer 0 Time Stamp Low-Order	C0SLOT0_15	XX₁₆
01F0₁₆	CAN0 Message Slot Buffer 1 Standard ID0	C0SLOT1_0	XX₁₆
01F1₁₆	CAN0 Message Slot Buffer 1 Standard ID1	C0SLOT1_1	XX₁₆
01F2₁₆	CAN0 Message Slot Buffer 1 Extended ID0	C0SLOT1_2	XX₁₆
01F3₁₆	CAN0 Message Slot Buffer 1 Extended ID1	C0SLOT1_3	XX₁₆
01F4₁₆	CAN0 Message Slot Buffer 1 Extended ID2	C0SLOT1_4	XX₁₆
01F5₁₆	CAN0 Message Slot Buffer 1 Data Length Code	C0SLOT1_5	XX₁₆
01F6₁₆	CAN0 Message Slot Buffer 1 Data 0	C0SLOT1_6	XX₁₆
01F7₁₆	CAN0 Message Slot Buffer 1 Data 1	C0SLOT1_7	XX₁₆
01F8₁₆	CAN0 Message Slot Buffer 1 Data 2	C0SLOT1_8	XX₁₆
01F9₁₆	CAN0 Message Slot Buffer 1 Data 3	C0SLOT1_9	XX₁₆
01FA₁₆	CAN0 Message Slot Buffer 1 Data 4	C0SLOT1_10	XX₁₆
01FB₁₆	CAN0 Message Slot Buffer 1 Data 5	C0SLOT1_11	XX₁₆
01FC₁₆	CAN0 Message Slot Buffer 1 Data 6	C0SLOT1_12	XX₁₆
01FD₁₆	CAN0 Message Slot Buffer 1 Data 7	C0SLOT1_13	XX₁₆
01FE₁₆	CAN0 Message Slot Buffer 1 Time Stamp High-Order	C0SLOT1_14	XX₁₆
01FF₁₆	CAN0 Message Slot Buffer 1 Time Stamp Low-Order	C0SLOT1_15	XX₁₆
0200₁₆ 0201₁₆	CAN0 Control Register 0	C0CTLR0	XX01 0X01₂(1) XXXX 0000₂(1)
0202₁₆ 0203₁₆	CAN0 Status Register	C0STR	0000 0000₂(1) X000 0X01₂(1)
0204₁₆ 0205₁₆	CAN0 Extended ID Register	C0IDR	00₁₆(1) 00₁₆(1)
0206₁₆ 0207₁₆	CAN0 Configuration Register	C0CONR	0000 XXXX₂(1) 0000 0000₂(1)
0208₁₆ 0209₁₆	CAN0 Time Stamp Register	C0TSR	00₁₆(1) 00₁₆(1)
020A₁₆	CAN0 Transmit Error Count Register	C0TEC	00₁₆(1)
020B₁₆	CAN0 Receive Error Count Register	C0REC	00₁₆(1)
020C₁₆ 020D₁₆	CAN0 Slot Interrupt Status Register	C0SISTR	00₁₆(1) 00₁₆(1)
020E₁₆			
020F₁₆			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTE:

1. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
021016 021116	CAN0 Slot Interrupt Mask Register	C0SIMKR	0016(2) 0016(2)
021216			
021316			
021416	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X0002(2)
021516	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X0002(2)
021616	CAN0 Error Cause Register	C0EFR	0016(2)
021716	CAN0 Baud Rate Prescaler	C0BRP	0000 00012(2)
021816			
021916	CAN0 Mode Register	C0MDR	XXXX XX002(2)
021A16			
021B16			
021C16			
021D16			
021E16			
021F16			
022016 022116	CAN0 Single Shot Control Register	C0SSCTLR	0016(2) 0016(2)
022216			
022316			
022416 022516	CAN0 Single Shot Status Register	C0SSSTR	0016(2) 0016(2)
022616			
022716			
022816	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 00002(2)
022916	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 00002(2)
022A16	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 00002(2)
022B16	CAN0 Global Mask Register Extended ID1	C0GMR3	0016(2)
022C16	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 00002(2)
022D16			
022E16			
022F16			
023016	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ C0LMAR0	0000 00002(2) XXX0 00002(2)
023116	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ C0LMAR1	0000 00002(2) XX00 00002(2)
023216	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ C0LMAR2	0000 00002(2) XXXX 00002(2)
023316	CAN0 Message Slot 3 Control Register / CAN0 local Mask Register A Extended ID1	C0MCTL3/ C0LMAR3	0016(2) 0016(2)
023416	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ C0LMAR4	0000 00002(2) XX00 00002(2)
023516	CAN0 Message Slot 5 Control Register	C0MCTL5	0016(2)
023616	CAN0 Message Slot 6 Control Register	C0MCTL6	0016(2)
023716	CAN0 Message Slot 7 Control Register	C0MCTL7	0016(2)
023816	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ C0LMBR0	0000 00002(2) XXX0 00002(2)
023916	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ C0LMBR1	0000 00002(2) XX00 00002(2)

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
023A16	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 00002(2) XXXX 00002(2)
023B16	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	0016(2) 0016(2)
023C16	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 00002(2) XX00 00002(2)
023D16	CAN0 Message Slot 13 Control Register	C0MCTL13	0016(2)
023E16	CAN0 Message Slot 14 Control Register	C0MCTL14	0016(2)
023F16	CAN0 Message Slot 15 Control Register	C0MCTL15	0016(2)
024016	CAN0 Slot Buffer Select Register	C0SBS	0016(2)
024116	CAN0 Control Register 1	C0CTLR1	X000 00XX2(2)
024216	CAN0 Sleep Control Register	C0SLPR	XXXX XXX02
024316			
024416 024516	CAN0 Acceptance Filter Support Register	C0AFS	0016(2) 0116(2)
024616			
024716			
024816			
024916			
024A16			
024B16			
024C16			
024D16			
024E16			
024F16			
025016	CAN1 Slot Buffer Select Register	C1SBS	0016(3)
025116	CAN1 Control Register 1	C1CTLR1	X000 00XX2(3)
025216	CAN1 Sleep Control Register	C1SLPR	XXXX XXX02(3)
025316			
025416 025516	CAN1 Acceptance Filter Support Register	C1AFS	0016(3) 0116(3)
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16			
025E16			
025F16			

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 022016 to 023F16.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
3. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
026016	CAN1 Message Slot Buffer 0 Standard ID0	C1SLOT0_0	XX16
026116	CAN1 Message Slot Buffer 0 Standard ID1	C1SLOT0_1	XX16
026216	CAN1 Message Slot Buffer 0 Extended ID0	C1SLOT0_2	XX16
026316	CAN1 Message Slot Buffer 0 Extended ID1	C1SLOT0_3	XX16
026416	CAN1 Message Slot Buffer 0 Extended ID2	C1SLOT0_4	XX16
026516	CAN1 Message Slot Buffer 0 Data Length Code	C1SLOT0_5	XX16
026616	CAN1 Message Slot Buffer 0 Data 0	C1SLOT0_6	XX16
026716	CAN1 Message Slot Buffer 0 Data 1	C1SLOT0_7	XX16
026816	CAN1 Message Slot Buffer 0 Data 2	C1SLOT0_8	XX16
026916	CAN1 Message Slot Buffer 0 Data 3	C1SLOT0_9	XX16
026A16	CAN1 Message Slot Buffer 0 Data 4	C1SLOT0_10	XX16
026B16	CAN1 Message Slot Buffer 0 Data 5	C1SLOT0_11	XX16
026C16	CAN1 Message Slot Buffer 0 Data 6	C1SLOT0_12	XX16
026D16	CAN1 Message Slot Buffer 0 Data 7	C1SLOT0_13	XX16
026E16	CAN1 Message Slot Buffer 0 Time Stamp High-Order	C1SLOT0_14	XX16
026F16	CAN1 Message Slot Buffer 0 Time Stamp Low-Order	C1SLOT0_15	XX16
027016	CAN1 Message Slot Buffer 1 Standard ID0	C1SLOT1_0	XX16
027116	CAN1 Message Slot Buffer 1 Standard ID1	C1SLOT1_1	XX16
027216	CAN1 Message Slot Buffer 1 Extended ID0	C1SLOT1_2	XX16
027316	CAN1 Message Slot Buffer 1 Extended ID1	C1SLOT1_3	XX16
027416	CAN1 Message Slot Buffer 1 Extended ID2	C1SLOT1_4	XX16
027516	CAN1 Message Slot Buffer 1 Data Length Code	C1SLOT1_5	XX16
027616	CAN1 Message Slot Buffer 1 Data 0	C1SLOT1_6	XX16
027716	CAN1 Message Slot Buffer 1 Data 1	C1SLOT1_7	XX16
027816	CAN1 Message Slot Buffer 1 Data 2	C1SLOT1_8	XX16
027916	CAN1 Message Slot Buffer 1 Data 3	C1SLOT1_9	XX16
027A16	CAN1 Message Slot Buffer 1 Data 4	C1SLOT1_10	XX16
027B16	CAN1 Message Slot Buffer 1 Data 5	C1SLOT1_11	XX16
027C16	CAN1 Message Slot Buffer 1 Data 6	C1SLOT1_12	XX16
027D16	CAN1 Message Slot Buffer 1 Data 7	C1SLOT1_13	XX16
027E16	CAN1 Message Slot Buffer 1 Time Stamp High-Order	C1SLOT1_14	XX16
027F16	CAN1 Message Slot Buffer 1 Time Stamp Low-Order	C1SLOT1_15	XX16
028016 028116	CAN1 Control Register 0	C1CTLR0	XX01 0X012(1) XXXX 00002(1)
028216 028316	CAN1 Status Register	C1STR	0000 00002(1) X000 0X012(1)
028416 028516	CAN1 Extended ID Register	C1IDR	0016(1) 0016(1)
028616 028716	CAN1 Configuration Register	C1CONR	0000 XXXX2(1) 0000 00002(1)
028816 028916	CAN1 Time Stamp Register	C1TSR	0016(1) 0016(1)
028A16	CAN1 Transmit Error Count Register	C1TEC	0016(1)
028B16	CAN1 Receive Error Count Register	C1REC	0016(1)
028C16 028D16	CAN1 Slot Interrupt Status Register	C1SISTR	0016(1) 0016(1)
028E16			
028F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTE:

1. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module.

Address	Register	Symbol	Value after RESET
029016 029116	CAN1 Slot Interrupt Mask Register	C1SIMKR	0016(2) 0016(2)
029216			
029316			
029416	CAN1 Error Interrupt Mask Register	C1EIMKR	XXXX X0002(2)
029516	CAN1 Error Interrupt Status Register	C1EISTR	XXXX X0002(2)
029616	CAN1 Error Factor Register	C1EFR	0016(2)
029716	CAN1 Baud Rate Prescaler	C1BRP	0000 00012(2)
029816			
029916	CAN1 Mode Register	C1MDR	XXXX XX002(2)
029A16			
029B16			
029C16			
029D16			
029E16			
029F16			
02A016 02A116	CAN1 Single Shot Control Register	C1SSCTLR	0016(2) 0016(2)
02A216			
02A316			
02A416 02A516	CAN1 Single Shot Status Register	C1SSSTR	0016(2) 0016(2)
02A616			
02A716			
02A816	CAN1 Global Mask Register Standard ID0	C1GMR0	XXX0 00002(2)
02A916	CAN1 Global Mask Register Standard ID1	C1GMR1	XX00 00002(2)
02AA16	CAN1 Global Mask Register Extended ID0	C1GMR2	XXXX 00002(2)
02AB16	CAN1 Global Mask Register Extended ID1	C1GMR3	0016(2)
02AC16	CAN1 Global Mask Register Extended ID2	C1GMR4	XX00 00002(2)
02AD16			
02AE16			
02AF16			
02B016	CAN1 Message Slot 0 Control Register / CAN1 Local Mask Register A Standard ID0	C1MCTL0/ C1LMAR0	0000 00002(2) XXX0 00002(2)
02B116	CAN1 Message Slot 1 Control Register / CAN1 Local Mask Register A Standard ID1	C1MCTL1/ C1LMAR1	0000 00002(2) XX00 00002(2)
02B216	CAN1 Message Slot 2 Control Register / CAN1 Local Mask Register A Extended ID0	C1MCTL2/ C1LMAR2	0000 00002(2) XXXX 00002(2)
02B316	CAN1 Message Slot 3 Control Register / CAN1 Local Mask Register A Extended ID1	C1MCTL3/ C1LMAR3	0016(2) 0016(2)
02B416	CAN1 Message Slot 4 Control Register / CAN1 Local Mask Register A Extended ID2	C1MCTL4/ C1LMAR4	0000 00002(2) XX00 00002(2)
02B516	CAN1 Message Slot 5 Control Register	C1MCTL5	0016(2)
02B616	CAN1 Message Slot 6 Control Register	C1MCTL6	0016(2)
02B716	CAN1 Message Slot 7 Control Register	C1MCTL7	0016(2)
02B816	CAN1 Message Slot 8 Control Register / CAN1 Local Mask Register B Standard ID0	C1MCTL8/ C1LMBR0	0000 00002(2) XXX0 00002(2)
02B916	CAN1 Message Slot 9 Control Register / CAN1 Local Mask Register B Standard ID1	C1MCTL9/ C1LMBR1	0000 00002(2) XX00 00002(2)

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C1CTLR1 register switches functions for addresses 02A016 to 02BF16.
2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
02BA16	CAN1 Message Slot 10 Control Register / CAN1 Local Mask Register B Extended ID0	C1MCTL10/ C1LMBR2	0000 00002(2) XXXX 00002(2)
02BB16	CAN1 Message Slot 11 Control Register / CAN1 Local Mask Register B Extended ID1	C1MCTL11/ C1LMBR3	0016(2) 0016(2)
02BC16	CAN1 Message Slot 12 Control Register / CAN1 Local Mask Register B Extended ID2	C1MCTL12/ C1LMBR4	0000 00002(2) XX00 00002(2)
02BD16	CAN1 Message Slot 13 Control Register	C1MCTL13	0016(2)
02BE16	CAN1 Message Slot 14 Control Register	C1MCTL14	0016(2)
02BF16	CAN1 Message Slot 15 Control Register	C1MCTL15	0016(2)
02C016 02C116	X0 Register Y0 Register	X0R,Y0R	XX16 XX16
02C216 02C316	X1 Register Y1 Register	X1R,Y1R	XX16 XX16
02C416 02C516	X2 Register Y2 Register	X2R,Y2R	XX16 XX16
02C616 02C716	X3 Register Y3 Register	X3R,Y3R	XX16 XX16
02C816 02C916	X4 Register Y4 Register	X4R,Y4R	XX16 XX16
02CA16 02CB16	X5 Register Y5 Register	X5R,Y5R	XX16 XX16
02CC16 02CD16	X6 Register Y6 Register	X6R,Y6R	XX16 XX16
02CE16 02CF16	X7 Register Y7 Register	X7R,Y7R	XX16 XX16
02D016 02D116	X8 Register Y8 Register	X8R,Y8R	XX16 XX16
02D216 02D316	X9 Register Y9 Register	X9R,Y9R	XX16 XX16
02D416 02D516	X10 Register Y10 Register	X10R,Y10R	XX16 XX16
02D616 02D716	X11 Register Y11 Register	X11R,Y11R	XX16 XX16
02D816 02D916	X12 Register Y12 Register	X12R,Y12R	XX16 XX16
02DA16 02DB16	X13 Register Y13 Register	X13R,Y13R	XX16 XX16
02DC16 02DD16	X14 Register Y14 Register	X14R,Y14R	XX16 XX16
02DE16 02DF16	X15 Register Y15 Register	X15R,Y15R	XX16 XX16

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C1CTLR1 register switches functions for addresses 02A016 to 02BF16.
2. Values are obtained by setting the SLEEP bit in the C1SLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Address	Register	Symbol	Value after RESET
02E0₁₆	X/Y Control Register	XYC	XXXX XX00₂
02E1₁₆			
02E2₁₆			
02E3₁₆			
02E4₁₆	UART1 Special Mode Register 4	U1SMR4	00₁₆
02E5₁₆	UART1 Special Mode Register 3	U1SMR3	00₁₆
02E6₁₆	UART1 Special Mode Register 2	U1SMR2	00₁₆
02E7₁₆	UART1 Special Mode Register	U1SMR	00₁₆
02E8₁₆	UART1 Transmit/Receive Mode Register	U1MR	00₁₆
02E9₁₆	UART1 Bit Rate Register	U1BRG	XX₁₆
02EA₁₆	UART1 Transmit Buffer Register	U1TB	XX₁₆
02EB₁₆			XX₁₆
02EC₁₆	UART1 Transmit/Receive Control Register 0	U1C0	0000 1000₂
02ED₁₆	UART1 Transmit/Receive Control Register 1	U1C1	0000 0010₂
02EE₁₆	UART1 Receive Buffer Register	U1RB	XX₁₆
02EF₁₆			XX₁₆
02F0₁₆			
02F1₁₆			
02F2₁₆			
02F3₁₆			
02F4₁₆	UART4 Special Mode Register 4	U4SMR4	00₁₆
02F5₁₆	UART4 Special Mode Register 3	U4SMR3	00₁₆
02F6₁₆	UART4 Special Mode Register 2	U4SMR2	00₁₆
02F7₁₆	UART4 Special Mode Register	U4SMR	00₁₆
02F8₁₆	UART4 Transmit/Receive Mode Register	U4MR	00₁₆
02F9₁₆	UART4 Bit Rate Register	U4BRG	XX₁₆
02FA₁₆	UART4 Transmit Buffer Register	U4TB	XX₁₆
02FB₁₆			XX₁₆
02FC₁₆	UART4 Transmit/Receive Control Register 0	U4C0	0000 1000₂
02FD₁₆	UART4 Transmit/Receive Control Register 1	U4C1	0000 0010₂
02FE₁₆	UART4 Receive Buffer Register	U4RB	XX₁₆
02FF₁₆			XX₁₆
0300₁₆	Timer B3, B4, B5 Count Start Flag	TBSR	000X XXXX₂
0301₁₆			
0302₁₆	Timer A1-1 Register	TA11	XX₁₆
0303₁₆			XX₁₆
0304₁₆	Timer A2-1 Register	TA21	XX₁₆
0305₁₆			XX₁₆
0306₁₆	Timer A4-1 Register	TA41	XX₁₆
0307₁₆			XX₁₆
0308₁₆	Three-Phase PWM Control Register 0	INVC0	00₁₆
0309₁₆	Three-Phase PWM Control Register 1	INVC1	00₁₆
030A₁₆	Three-Phase Output Buffer Register 0	IDB0	XX11 1111₂
030B₁₆	Three-Phase Output Buffer Register 1	IDB1	XX11 1111₂
030C₁₆	Dead Time Timer	DTT	XX₁₆
030D₁₆	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XX₁₆
030E₁₆			
030F₁₆			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
031016	Timer B3 Register	TB3	XX16
031116			XX16
031216	Timer B4 Register	TB4	XX16
031316			XX16
031416	Timer B5 Register	TB5	XX16
031516			XX16
031616			
031716			
031816			
031916			
031A16			
031B16	Timer B3 Mode Register	TB3MR	00XX 00002
031C16	Timer B4 Mode Register	TB4MR	00XX 00002
031D16	Timer B5 Mode Register	TB5MR	00XX 00002
031E16			
031F16	External Interrupt Request Source Select Register	IFSR	0016
032016			
032116			
032216			
032316			
032416	UART3 Special Mode Register 4	U3SMR4	0016
032516	UART3 Special Mode Register 3	U3SMR3	0016
032616	UART3 Special Mode Register 2	U3SMR2	0016
032716	UART3 Special Mode Register	U3SMR	0016
032816	UART3 Transmit/Receive Mode Register	U3MR	0016
032916	UART3 Bit Rate Register	U3BRG	XX16
032A16	UART3 Transmit Buffer Register	U3TB	XX16
032B16			XX16
032C16	UART3 Transmit/Receive Control Register 0	U3C0	0000 10002
032D16	UART3 Transmit/Receive Control Register 1	U3C1	0000 00102
032E16	UART3 Receive Buffer Register	U3RB	XX16
032F16			XX16
033016			
033116			
033216			
033316			
033416	UART2 Special Mode Register 4	U2SMR4	0016
033516	UART2 Special Mode Register 3	U2SMR3	0016
033616	UART2 Special Mode Register 2	U2SMR2	0016
033716	UART2 Special Mode Register	U2SMR	0016
033816	UART2 Transmit/Receive Mode Register	U2MR	0016
033916	UART2 Bit Rate Register	U2BRG	XX16
033A16	UART2 Transmit Buffer Register	U2TB	XX16
033B16			XX16
033C16	UART2 Transmit/Receive Control Register 0	U2C0	0000 10002
033D16	UART2 Transmit/Receive Control Register 1	U2C1	0000 00102
033E16	UART2 Receive Buffer Register	U2RB	XX16
033F16			XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
034016	Count Start Flag	TABSR	0016
034116	Clock Prescaler Reset Flag	CPSRF	0XXX XXXX2
034216	One-Shot Start Flag	ONSF	0016
034316	Trigger Select Register	TRGSR	0016
034416	Up/Down Flag	UDF	0016
034516			
034616 034716	Timer A0 Register	TA0	XX16 XX16
034816 034916	Timer A1 Register	TA1	XX16 XX16
034A16 034B16	Timer A2 Register	TA2	XX16 XX16
034C16 034D16	Timer A3 Register	TA3	XX16 XX16
034E16 034F16	Timer A4 Register	TA4	XX16 XX16
035016 035116	Timer B0 Register	TB0	XX16 XX16
035216 035316	Timer B1 Register	TB1	XX16 XX16
035416 035516	Timer B2 Register	TB2	XX16 XX16
035616	Timer A0 Mode Register	TA0MR	0016
035716	Timer A1 Mode Register	TA1MR	0016
035816	Timer A2 Mode Register	TA2MR	0016
035916	Timer A3 Mode Register	TA3MR	0016
035A16	Timer A4 Mode Register	TA4MR	0016
035B16	Timer B0 Mode Register	TB0MR	00XX 00002
035C16	Timer B1 Mode Register	TB1MR	00XX 00002
035D16	Timer B2 Mode Register	TB2MR	00XX 00002
035E16	Timer B2 Special Mode Register	TB2SC	XXXX XXX02
035F16	Count Source Prescaler Register(1)	TCSPR	0XXX 00002
036016			
036116			
036216			
036316			
036416	UART0 Special Mode Register 4	U0SMR4	0016
036516	UART0 Special Mode Register 3	U0SMR3	0016
036616	UART0 Special Mode Register 2	U0SMR2	0016
036716	UART0 Special Mode Register	U0SMR	0016
036816	UART0 Transmit/Receive Mode Register	U0MR	0016
036916	UART0 Bit Rate Register	U0BRG	XX16
036A16 036B16	UART0 Transmit Buffer Register	U0TB	XX16 XX16
036C16	UART0 Transmit/Receive Control Register 0	U0C0	0000 10002
036D16	UART0 Transmit/Receive Control Register 1	U0C1	0000 00102
036E16 036F16	UART0 Receive Buffer Register	U0RB	XX16 XX16

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTE:

1. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has been performed.

Address	Register	Symbol	Value after RESET
037016			
037116			
037216			
037316			
037416			
037516			
037616			
037716			
037816	DMA0 Request Source Select Register	DM0SL	0X00 00002
037916	DMA1 Request Source Select Register	DM1SL	0X00 00002
037A16	DMA2 Request Source Select Register	DM2SL	0X00 00002
037B16	DMA3 Request Source Select Register	DM3SL	0X00 00002
037C16 037D16	CRC Data Register	CRCD	XX16 XX16
037E16	CRC Input Register	CRCIN	XX16
037F16			
038016 038116	A/D0 Register 0	AD00	XXXX XXXX2 0000 00002
038216 038316	A/D0 Register 1	AD01	XX16 XX16
038416 038516	A/D0 Register 2	AD02	XX16 XX16
038616 038716	A/D0 Register 3	AD03	XX16 XX16
038816 038916	A/D0 Register 4	AD04	XX16 XX16
038A16 038B16	A/D0 Register 5	AD05	XX16 XX16
038C16 038D16	A/D0 Register 6	AD06	XX16 XX16
038E16 038F16	A/D0 Register 7	AD07	XX16 XX16
039016			
039116			
039216	A/D0 Control Register 4	AD0CON4	XXXX 00XX2
039316			
039416	A/D0 Control Register 2	AD0CON2	XX0X X0002
039516	A/D0 Control Register 3	AD0CON3	XXXX X0002
039616	A/D0 Control Register 0	AD0CON0	0016
039716	A/D0 Control Register 1	AD0CON1	0016
039816	D/A Register 0	DA0	XX16
039916			
039A16	D/A Register 1	DA1	XX16
039B16			
039C16	D/A Control Register	DACON	XXXX XX002
039D16			
039E16			
039F16			

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin package>

Address	Register	Symbol	Value after RESET
03A0$_{16}$	Function Select Register A8	PS8	X000 0000$_2$
03A1$_{16}$	Function Select Register A9	PS9	00$_{16}$
03A2$_{16}$			
03A3$_{16}$			
03A4$_{16}$			
03A5$_{16}$			
03A6$_{16}$			
03A7$_{16}$	Function Select Register D1	PSD1	X0XX XX00$_2$
03A8$_{16}$			
03A9$_{16}$			
03AA$_{16}$			
03AB$_{16}$			
03AC$_{16}$	Function Select Register C2	PSC2	XXXX X00X$_2$
03AD$_{16}$	Function Select Register C3	PSC3	X0XX XXXX$_2$
03AE$_{16}$			
03AF$_{16}$	Function Select Register C	PSC	00X0 0000$_2$
03B0$_{16}$	Function Select Register A0	PS0	00$_{16}$
03B1$_{16}$	Function Select Register A1	PS1	00$_{16}$
03B2$_{16}$	Function Select Register B0	PSL0	00$_{16}$
03B3$_{16}$	Function Select Register B1	PSL1	00$_{16}$
03B4$_{16}$	Function Select Register A2	PS2	00X0 0000$_2$
03B5$_{16}$	Function Select Register A3	PS3	00$_{16}$
03B6$_{16}$	Function Select Register B2	PSL2	00X0 0000$_2$
03B7$_{16}$	Function Select Register B3	PSL3	00$_{16}$
03B8$_{16}$			
03B9$_{16}$	Function Select Register A5	PS5	XXX0 0000$_2$
03BA$_{16}$			
03BB$_{16}$			
03BC$_{16}$			
03BD$_{16}$			
03BE$_{16}$			
03BF$_{16}$			
03C0$_{16}$	Port P6 Register	P6	XX$_{16}$
03C1$_{16}$	Port P7 Register	P7	XX$_{16}$
03C2$_{16}$	Port P6 Direction Register	PD6	00$_{16}$
03C3$_{16}$	Port P7 Direction Register	PD7	00$_{16}$
03C4$_{16}$	Port P8 Register	P8	XX$_{16}$
03C5$_{16}$	Port P9 Register	P9	XX$_{16}$
03C6$_{16}$	Port P8 Direction Register	PD8	00X0 0000$_2$
03C7$_{16}$	Port P9 Direction Register	PD9	00$_{16}$
03C8$_{16}$	Port P10 Register	P10	XX$_{16}$
03C9$_{16}$	Port P11 Register	P11	XX$_{16}$
03CA$_{16}$	Port P10 Direction Register	PD10	00$_{16}$
03CB$_{16}$	Port P11 Direction Register	PD11	XXX0 0000$_2$
03CC$_{16}$	Port P12 Register	P12	XX$_{16}$
03CD$_{16}$	Port P13 Register	P13	XX$_{16}$
03CE$_{16}$	Port P12 Direction Register	PD12	00$_{16}$
03CF$_{16}$	Port P13 Direction Register	PD13	00$_{16}$

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<144-pin package>

Address	Register	Symbol	Value after RESET
03D0$_{16}$	Port P14 Register	P14	XX$_{16}$
03D1$_{16}$	Port P15 Register	P15	XX$_{16}$
03D2$_{16}$	Port P14 Direction Register	PD14	X000 0000$_2$
03D3$_{16}$	Port P15 Direction Register	PD15	00$_{16}$
03D4$_{16}$			
03D5$_{16}$			
03D6$_{16}$			
03D7$_{16}$			
03D8$_{16}$			
03D9$_{16}$			
03DA$_{16}$	Pull-Up Control Register 2	PUR2	00$_{16}$
03DB$_{16}$	Pull-Up Control Register 3	PUR3	00$_{16}$
03DC$_{16}$	Pull-Up Control Register 4	PUR4	XXXX 0000$_2$
03DD$_{16}$			
03DE$_{16}$			
03DF$_{16}$			
03E0$_{16}$	Port P0 Register	P0	XX$_{16}$
03E1$_{16}$	Port P1 Register	P1	XX$_{16}$
03E2$_{16}$	Port P0 Direction Register	PD0	00$_{16}$
03E3$_{16}$	Port P1 Direction Register	PD1	00$_{16}$
03E4$_{16}$	Port P2 Register	P2	XX$_{16}$
03E5$_{16}$	Port P3 Register	P3	XX$_{16}$
03E6$_{16}$	Port P2 Direction Register	PD2	00$_{16}$
03E7$_{16}$	Port P3 Direction Register	PD3	00$_{16}$
03E8$_{16}$	Port P4 Register	P4	XX$_{16}$
03E9$_{16}$	Port P5 Register	P5	XX$_{16}$
03EA$_{16}$	Port P4 Direction Register	PD4	00$_{16}$
03EB$_{16}$	Port P5 Direction Register	PD5	00$_{16}$
03EC$_{16}$			
03ED$_{16}$			
03EE$_{16}$			
03EF$_{16}$			
03F0$_{16}$	Pull-Up Control Register 0	PUR0	00$_{16}$
03F1$_{16}$	Pull-Up Control Register 1	PUR1	XXXX 0000$_2$
03F2$_{16}$			
03F3$_{16}$			
03F4$_{16}$			
03F5$_{16}$			
03F6$_{16}$			
03F7$_{16}$			
03F8$_{16}$			
03F9$_{16}$			
03FA$_{16}$			
03FB$_{16}$			
03FC$_{16}$			
03FD$_{16}$			
03FE$_{16}$			
03FF$_{16}$	Port Control Register	PCR	XXXX XXX0$_2$

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin package>

Address	Register	Symbol	Value after RESET
03A0$_{16}$			
03A1$_{16}$			
03A2$_{16}$			
03A3$_{16}$			
03A4$_{16}$			
03A5$_{16}$			
03A6$_{16}$			
03A7$_{16}$	Function Select Register D1	PSD1	X0XX XX00$_2$
03A8$_{16}$			
03A9$_{16}$			
03AA$_{16}$			
03AB$_{16}$			
03AC$_{16}$	Function Select Register C2	PSC2	XXXX X00X$_2$
03AD$_{16}$	Function Select Register C3	PSC3	X0XX XXXX$_2$
03AE$_{16}$			
03AF$_{16}$	Function Select Register C	PSC	00X0 0000$_2$
03B0$_{16}$	Function Select Register A0	PS0	00$_{16}$
03B1$_{16}$	Function Select Register A1	PS1	00$_{16}$
03B2$_{16}$	Function Select Register B0	PSL0	00$_{16}$
03B3$_{16}$	Function Select Register B1	PSL1	00$_{16}$
03B4$_{16}$	Function Select Register A2	PS2	00X0 0000$_2$
03B5$_{16}$	Function Select Register A3	PS3	00$_{16}$
03B6$_{16}$	Function Select Register B2	PSL2	00X0 0000$_2$
03B7$_{16}$	Function Select Register B3	PSL3	00$_{16}$
03B8$_{16}$			
03B9$_{16}$			
03BA$_{16}$			
03BB$_{16}$			
03BC$_{16}$			
03BD$_{16}$			
03BE$_{16}$			
03BF$_{16}$			
03C0$_{16}$	Port P6 Register	P6	XX$_{16}$
03C1$_{16}$	Port P7 Register	P7	XX$_{16}$
03C2$_{16}$	Port P6 Direction Register	PD6	00$_{16}$
03C3$_{16}$	Port P7 Direction Register	PD7	00$_{16}$
03C4$_{16}$	Port P8 Register	P8	XX$_{16}$
03C5$_{16}$	Port P9 Register	P9	XX$_{16}$
03C6$_{16}$	Port P8 Direction Register	PD8	00X0 0000$_2$
03C7$_{16}$	Port P9 Direction Register	PD9	00$_{16}$
03C8$_{16}$	Port P10 Register	P10	XX$_{16}$
03C9$_{16}$			
03CA$_{16}$	Port P10 Direction Register	PD10	00$_{16}$
03CB$_{16}$	Set default value to "FF$_{16}$"		
03CC$_{16}$			
03CD$_{16}$			
03CE$_{16}$	Set default value to "FF$_{16}$"		
03CF$_{16}$	Set default value to "FF$_{16}$"		

X: Indeterminate

Blank spaces are reserved. No access is allowed.

<100-pin package>

Address	Register	Symbol	Value after RESET
03D0₁₆			
03D1₁₆			
03D2₁₆	Set default value to "FF₁₆"		
03D3₁₆	Set default value to "FF₁₆"		
03D4₁₆			
03D5₁₆			
03D6₁₆			
03D7₁₆			
03D8₁₆			
03D9₁₆			
03DA₁₆	Pull-Up Control Register 2	PUR2	00₁₆
03DB₁₆	Pull-Up Control Register 3	PUR3	00₁₆
03DC₁₆	Set default value to "00₁₆"		
03DD₁₆			
03DE₁₆			
03DF₁₆			
03E0₁₆	Port P0 Register	P0	XX₁₆
03E1₁₆	Port P1 Register	P1	XX₁₆
03E2₁₆	Port P0 Direction Register	PD0	00₁₆
03E3₁₆	Port P1 Direction Register	PD1	00₁₆
03E4₁₆	Port P2 Register	P2	XX₁₆
03E5₁₆	Port P3 Register	P3	XX₁₆
03E6₁₆	Port P2 Direction Register	PD2	00₁₆
03E7₁₆	Port P3 Direction Register	PD3	00₁₆
03E8₁₆	Port P4 Register	P4	XX₁₆
03E9₁₆	Port P5 Register	P5	XX₁₆
03EA₁₆	Port P4 Direction Register	PD4	00₁₆
03EB₁₆	Port P5 Direction Register	PD5	00₁₆
03EC₁₆			
03ED₁₆			
03EE₁₆			
03EF₁₆			
03F0₁₆	Pull-up Control Register 0	PUR0	00₁₆
03F1₁₆	Pull-up Control Register 1	PUR1	XXXX 0000₂
03F2₁₆			
03F3₁₆			
03F4₁₆			
03F5₁₆			
03F6₁₆			
03F7₁₆			
03F8₁₆			
03F9₁₆			
03FA₁₆			
03FB₁₆			
03FC₁₆			
03FD₁₆			
03FE₁₆			
03FF₁₆	Port Control Register	PCR	XXXX XXX0₂

X: Indeterminate

Blank spaces are reserved. No access is allowed.

5. Reset

Hardware reset 1, software reset, and watchdog timer reset are available to reset the microcomputer.

5.1 Hardware Reset 1

Pins, the CPU and SFRs are reset by setting the $\overline{\text{RESET}}$ pin. If the supply voltage meets the recommended operating conditions, all pins are reset and become input ports(1) when a low-level ("L") signal is applied to the $\overline{\text{RESET}}$ pin. The oscillation circuit is also reset and the main clock starts oscillating. The CPU and SFRs are reset when a signal applied to the $\overline{\text{RESET}}$ pin changes "L" to high ("H"). The microcomputer executes the program in an address indicated by the reset vector. The internal RAM is not reset. When an "L" signal is applied to the $\overline{\text{RESET}}$ pin while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Figure 5.1 shows an example of the reset circuit. Figure 5.2 shows a reset sequence.

NOTE:

1. Whether ports are pulled up or not is indeterminate until intenal supply voltage stabilizes.

5.1.1 Reset on a Stable Supply Voltage

(1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin
(2) Provide 20 or more clock cycle inputs into the XIN pin
(3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin

5.1.2 Power-on Reset

(1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin
(2) Raise the supply voltage to the recommended operating level
(3) Wait for *td(P-R)* ms to allow the internal voltage to stabilize
(4) Provide 20 or more clock cycle inputs into the XIN pin
(5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin



Figure 5.1 Reset Circuit



Figure 5.2 Reset Sequence

5.2 Software Reset

Pins, the CPU and SFRs are reset when the PM03 bit in the PM0 register is set to "1" (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector.

Set the PM03 bit to "1" while the main clock is selected as the CPU clock and the main clock oscillation is stable.

In the software reset, the microcomputer does not reset a part of SFRs. Refer to **4. Special Function Registers (SFRs)** for details. Processor mode remains unchanged since the PM01 and PM00 bits in the PM0 register are not reset.

5.3 Watchdog Timer Reset

Pins, the CPU and SFRs are reset when the CM06 bit in the CM0 register is set to "1" (reset) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector.

In the watchdog timer reset, the microcomputer does not reset a part of SFRs. Refer to **4. Special Function Registers (SFRs)** for details. Processor mode remains unchanged since the PM01 and PM00 bits in the PM0 register are not reset.

5.4 Internal Space

Figure 5.3 shows CPU register states after reset. Refer to **4. Special Function Registers (SFRs)** for SFR states after reset.



Figure 5.3 CPU Register States after Reset

6. Cold Start-up/Warm Start-up Determine Function

The WDC5 bit in the WDC register determines either cold start-up, power-on reset, or warm start-up, reset during the microcomputer running. Default value of the WDC5 bit is "0" (cold start-up) when power-on. It is set to "1" (warm start-up) by writing desired values to the WDC register. The WDC5 bit is not reset, regardless of a software reset or reset signal input.

Figure 6.1 shows the WDC registser. Figure 6.2 shows a block diagram of the cold start-up/warm start-up determine function. Figure 6.3 shows its operation exmaple.

Watchdog Timer Control Register

b7	b6	b5	b4	b3	b2	b1	b0
	0						

Symbol	Address	After Reset
WDC	$000F_{16}$	$000X\ XXXX_2$

Bit Symbol	Bit Name	Function	RW
——— (b4 - b0)	High-Order Bit of the Watchdog Timer		RO
WDC5	Cold Start-up/ Warm Start-up Determine Flag(1,2, 3)	0: Cold start-up 1: Warm start-up	RW
——— (b6)	Reserved Bit	Set to "0"	RW
WDC7	Prescaler Select Bit	0: Divide-by-16 1: Divide-by-128	RW

NOTES:
1. The WDC5 bit remains set to "1", regardless of setting to "1" or "0".
2. The WDC5 bit is set to "0" when power is turned on and can be set to "1" by program only.
3. The WDC5 bit maintains a value set before reset, even after reset has been performed.

Figure 6.1 WDC Register



Figure 6.2 Cold Start-up/Warm Start-up Determine Function Block Diagram



NOTE:
1. Time difference between T1 and T2 may affect the WDC5 bit setting period.

Figure 6.3 Cold Start-up/Warm Start-up Determine Function Operation

7. Processor Mode

NOTE

Use M32C/88T in single-chip mode only.
M32C/88T cannot be used in memory expansion mode and microprocessor mode.

7.1 Types of Processor Mode

Only single-chip mode can be selected as a processor mode. SFRs, internal RAM, and internal ROM can be accessed. All pins are assigned to input/output ports or peripheral function input/output ports.

7.2 Setting of Processor Mode

The CNVSS pin and the PM01 and PM00 bits in the PM0 register determine which processor mode is selected. Apply an low-level ("L") signal to the CNVSS pin. Set the PM01 and PM00 bits to "00$_2$" (single-chip mode).

Figures 7.1 and 7.2 show the PM0 register and PM1 register. Figure 7.3 shows a memory map in single-chip mode.

Processor Mode Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0
	0						

Symbol: PM0
Address: 0004₁₆
After Reset: 1000 0000₂ (CNVss = "L")
0000 0011₂ (CNVss = "H")

Bit Symbol	Bit Name	Function	RW
PM00	Processor Mode Bit(2, 3)	b1 b0 0 0: Single-chip mode 0 1: Memory expansion mode(8) 1 0: Do not set to this value 1 1: Microprocessor mode(8)	RW
PM01			RW
PM02	R/W Mode Select Bit	0: $\overline{RD}$ / $\overline{BHE}$ / $\overline{WR}$ 1: $\overline{RD}$ / $\overline{WRH}$ / $\overline{WRL}$	RW
PM03	Software Reset Bit	The microcomputer is reset when this bit is set to "1". When read, its content is "0".	RW
PM04	Multiplexed Bus Space Select Bit(4)	b5 b4 0 0: Multiplexed bus is not used 0 1: Access the $\overline{CS2}$ area using the bus 0 1: Access the $\overline{CS1}$ area using the bus 1 1: Access all $\overline{CS}$ areas using the bus(5)	RW
PM05			RW
—— (b6)	Reserved Bit	Set to "0"	RW
PM07	BCLK Output Disable Bit(6)	0: BCLK is output(7) 1: BCLK is not output The CM01 and CM00 bits in the CM0 register determine pin functions	RW

NOTES:
1. Rewrite the PM0 register after the PRC1 bit in the PRCR register is set to "1"(write enabled).
2. The PM01 and PM00 bits maintain values set before reset, even after software reset or watchdog timer reset has performed.
3. Set the PM01 and PM00 bits to "01₂" or "11₂" separately. Rewrite other bits before rewriting the PM01 and PM00 bits.
4. The PM04 and PM05 bits are available in memory expansion mode or microprocessor mode.
   - Set the PM05 and PM04 bits to "00₂" in mode 0.
   - Do not set the PM05 and PM04 bits to "01₂" in mode 2.
5. The PM05 and PM04 bits cannot be set to "11₂" in microprocessor mode since the microcomputer starts up with the separate bus after reset.
   When the PM05 and PM04 bits are set to "11₂" in memory expansion mode, the microcomputer can access each 64-Kbyte chip-select-assigned address space. The multiplexed bus is not available in mode 0. The microcomputer accesses the $\overline{CS0}$ to $\overline{CS2}$ in mode 1, $\overline{CS0}$ and $\overline{CS1}$ in mode 2 and $\overline{CS0}$ to $\overline{CS3}$ in mode 3.
6. No BCLK is output in single-chip mode even if the PM07 bit is set to "0". When a clock output is terminated in microprocessor mode or memory expansion mode, set the PM07 bit to "1" and the CM01 and CM00 bits in the CM0 register to "00₂" (I/O port P5₃). P5₃ outputs "L".
7. When the PM07 bit is set to "0" (BCLK output), set the CM01 and CM00 bits to "00₂".
8. M32C/88T cannot be used in memory expansion mode and microprocessor mode.

Figure 7.1 PM0 Register

Processor Mode Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0						

Symbol	Address	After Reset
PM1	0005_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
PM10	External Memory Space Mode Bit(2, 4)	b1 b0 0 0: Mode 0 (A_{20} to $\overline{A_{23}}$ for $P4_4$ to $P4_7$) 0 1: Mode 1 (A_{20} for $P4_4$, $\overline{CS2}$ to $\overline{CS0}$ for $P4_5$ to $P4_7$) 1 0: Mode 2 (A_{20}, A_{21} for $P4_4$, $P4_5$, $\overline{CS1}$, $\overline{CS0}$ for $P4_6$, $P4_7$) 1 1: Mode 3 ($\overline{CS3}$ to $\overline{CS0}$ for $P4_4$ to $P4_7$)	RW
PM11			RW
PM12	Internal Memory Wait Bit	0: No wait state 1: Wait state	RW
PM13	SFR Area Wait Bit	0: 1 wait state 1: 2 Wait states	RW
PM14	ALE Pin Select Bit(2, 4)	b5 b4 0 0: No ALE 0 1: $P5_3$/BCLK(3) 1 0: $P5_6$ 1 1: $P5_4$/$\overline{HLDA}$	RW
PM15			RW
$\overline{\quad}$ (b7-b6)	Reserved Bit	Set to "0"	RW

NOTES:
1. Rewrite the PM1 register after the PRC1 bit in the PRCR register is set to "1" (write enabled).
2. The PM15 and PM14 bit setting, PM11 and PM10 bit setting are available in memory expansion mode or microprocessor mode.
3. Set the CM01 and CM00 bits in the CM0 register to "00_2" (I/O port $P5_3$) when the PM15 and PM14 bits are set to "01_2" ($P5_3$/BCLK select).
4. M32C/88T cannot be used in memory expansion mode and microprocessor mode.

Figure 7.2 PM1 Register



NOTE:
1. Additional 4-Kbyte space is provided in the flash memory version for storing data.

Figure 7.3 Memory Map in Single-chip Mode

8. Clock Generation Circuit

8.1 Types of the Clock Generation Circuit

Four circuits are included to generate the system clock signal:

- Main clock oscillation circuit
- Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 8.1 lists specifications of the clock generation circuit. Figure 8.1 shows a block diagram of the clock generation circuit. Figures 8.2 to 8.8 show registers controlling the clock.

Table 8.1 Clock Generation Circuit Specification

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Use	CPU clock source, Peripheral function clock source	CPU clock source, Timer A and B clock source	CPU clock source, Peripheral function clock source	CPU clock source, Peripheral function clock source
Clock Frequency	Up to 32 MHz	32.768 kHz	Approx. 1 MHz	Up to 32 MHz (See Table 8.3)
Connectable Osillator or Additional Circuit	Ceramic resonator Crystal oscillator	Crystal oscillator	---	---
Pins for Oscillator or for Additional Circuit	XIN, XOUT	XCIN, XCOUT	---	---
Oscillation Stop/ Restart Function	Available	Available	Available	Available
Oscillator State after Reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally generated clock can be applied.	Externally generated clock can be applied.	When the main clock stops oscillating, the on-chip oscillator starts oscillating auto-matically and becomes clock source for the CPU and peripheral function.	---



Figure 8.1 Clock Generation Circuit

System Clock Control Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
CM0	0006$_{16}$	0000 1000$_2$

Bit Symbol	Bit Name	Function	RW
CM00	Clock Output Function Select Bit(2)	b1 b0 0 0: I/O port P5$_3$ 0 1: Outputs fC 1 0: Outputs f8 1 1: Outputs f32	RW
CM01			RW
CM02	In Wait Mode, Peripheral Function Clock Stop Bit(9)	0: Peripheral clock does not stop in wait mode 1: Peripheral clock stops in wait mode(3)	RW
CM03	XCIN-XCOUT Drive Capacity Select Bit(11)	0: Low 1: High	RW
CM04	Port XC Switch Bit	0: I/O port function 1: XCIN-XCOUT oscillation function(4)	RW
CM05	Main Clock (XIN-XOUT) Stop Bit(5, 9)	0: Main clock oscillates 1: Main clock stops(6)	RW
CM06	Watchdog Timer Function Select Bit	0: Watchdog timer interrupt 1: Reset(7)	RW
CM07	CPU Clock Select Bit 0(8, 9, 10)	0: Clock selected by the CM21 bit divided by MCD register setting 1: Sub clock	RW

NOTES:
1. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. When the PM07 bit in the PM0 register is set to "0" (BCLK output), set the CM01 and CM00 bits to "00$_2$". When the PM15 and PM14 bits in the PM1 register are set to "01$_2$" (ALE output to P5$_3$), set the CM01 and CM00 bits to "00$_2$". When the PM07 bit is set to "1" (function selected in the CM01 and CM00 bits) in microprocessor or memory expansion mode, and the CM01 and CM00 bits are set to "00$_2$", an "L" signal is output from port P5$_3$ (port P5$_3$ does not function as an I/O port).
3. fc32 does not stop running. When the CM02 bit is set to "1", the PLL clock cannot be used in wait mode.
4. When setting the CM04 bit is set to "1", set the PD8_7 and PD8_6 bits in the PD8 register to "00$_2$" (port P8$_7$ and P8$_6$ in input mode) and the PU25 bit in the PUR2 register to "0" (no pull-up).
5. When entering low-power consumption mode or on-chip oscillator low-power consumption mode, the CM05 bit stops running the main clock. The CM05 bit cannot detect whether the main clock stops or not. To stop running the main clock, set the CM05 bit to "1" after the CM07 bit is set to "1" with a stable sub clock oscillation or after the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock). When the CM05 bit is set to "1", the clock applied to XOUT becomes "H". The built-in feedback resistor remains ON. XIN is pulled up to XOUT ("H" level) via the feedback resistor.
6. When the CM05 bit is set to "1", the MCD4 to MCD0 bits in the MCD register are set to "01000$_2$" (divide-by-8 mode). In on-chip oscillation mode, the MCD4 to MCD0 bits are not set to "01000$_2$" even if the CM05 bit terminates XIN-XOUT.
7. Once the CM06 bit is set to "1", it cannot be set to "0" by program.
8. After the CM04 bit is set to "1" with a stable sub clock oscillation, set the CM07 bit to "1" from "0". After the CM05 bit is set to "0" with a stable main clock oscillation, set the CM07 bit to "0" from "1". Do not set the CM07 bit and CM04 or CM05 bit simultaneously.
9. When the PM21 bit in the PM2 register is set to "1" (clock change disable), the CM02, CM05 and CM07 bits do not change even when written.
10. After the CM07 bit is set to "0", set the PM21 bit to "1".
11. When stop mode is entered, the CM03 bit is set to "1".

Figure 8.2 CM0 Register

System Clock Control Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0
	0	1	0	0	0	0	

Symbol	Address	After Reset
CM1	0007_{16}	$0010\ 0000_2$

Bit Symbol	Bit Name	Function	RW
CM10	All Clock Stop Control Bit(2, 5)	0: Clock oscillates 1: All clocks stop (stop mode)(3)	RW
——— (b4 - b1)	Reserved Bit	Set to "0"	RW
——— (b5)	Reserved Bit	Set to "1"	RW
——— (b6)	Reserved Bit	Set to "0"	RW
CM17	CPU Clock Select Bit 1(4,5)	0: Main clock 1: PLL clock	RW

NOTES:
1. Rewrite the CM1 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. When the CM10 bit is set to "1", the clock applied to XOUT becomes "H" and the built-in feedback resistor is disabled. XIN, XCIN and XCOUT are placed in high-impedance states.
3. When the CM10 bit is set to "1", the MCD4 to MCD0 bits in the MCD register are set to "01000_2" (divide-by-8 mode). When the CM20 bit is set to "1" (oscillation stop detect function enabled) or the CM21 bit to "1" (on-chip oscillator selected), do not set the CM10 bit to "1".
4. The CM17 bit setting is enabled only when the CM21 bit in the CM2 register is set to "0". Use the procedure shown in Figure 8.12 to set the CM17 bit to "1".
5. If the PM21 bit in the PM2 register is set to "1" (clock change disable), the CM10 and CM17 bits do not change when written.
   If the PM22 bit in the PM2 register is set to "1" (on-chip oscillator clock as watchdog timer count source), the CM10 bit setting does not change when written.

Figure 8.3 CM1 Register

Main Clock Division Register(1)



Symbol	Address	After Reset
MCD	000C16	XXX0 10002

Bit Symbol	Bit Name	Function	RW
MCD0	Main Clock Division Select Bit(2, 4)	b4 b3 b2 b1 b0 1 0 0 1 0: Divide-by-1(no division) mode 0 0 0 1 0: Divide-by-2 mode 0 0 0 1 1: Divide-by-3 mode 0 0 1 0 0: Divide-by-4 mode 0 0 1 1 0: Divide-by-6 mode 0 1 0 0 0: Divide-by-8 mode 0 1 0 1 0: Divide-by-10 mode 0 1 1 0 0: Divide-by-12 mode 0 1 1 1 0: Divide-by-14 mode 0 0 0 0 0: Divide-by-16 mode (Note 3)	RW
MCD1			RW
MCD2			RW
MCD3			RW
MCD4			RW
—— (b7 - b5)	Reserved Bit	When read, its content is indeterminate	RO

NOTES:
1. Rewrite the MCD register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. When the microcomputer enters stop mode or low-power consumption mode, the MCD4 to MCD0 bits are set to "010002".
   The MCD4 to MCD0 bits are not set to "010002" even if the CM05 bit in the CM0 register is set to "1" (XIN-XOUT stopped) in on-chip oscillator mode.
3. Bit combinations cannot be set not listed above.
4. Access CAN-associated register addresses after setting the MCD4 to MCD0 bits are set to "100102", when the PM24 bit in the PM2 register is set to "0" (clock selected by the CM07 bit).

Figure 8.4 MCD Register

Oscillation Stop Detection Register(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0				

Symbol	Address	After Reset
CM2	000D16	0016

Bit Symbol	Bit Name	Function	RW
CM20	Oscillation Stop Detection Enable Bit(2)	0: Disables oscillation stop detect function 1: Enables oscillation stop detect function	RW
CM21	CPU Clock Select Bit 2(3, 4)	0: Clock selected by the CM17 bit 1: On-chip oscillator clock	RW
CM22	Oscillation Stop Detection Flag(5)	0: Main clock does not stop 1: Detects a main clock stop	RW
CM23	Main Clock Monitor Flag(6)	0: Main clock oscillates 1: Main clock stops	RO
—— (b7 - b4)	Reserved Bit	Set to "0"	RW

NOTES:
1. Rewrite the CM2 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. If the PM21 bit in the PM2 register is set to "1" (clock change disable), the CM20 bit setting does not change when written.
3. When a main clock oscillation stop is detected while the CM20 bit is set to "1", the CM21 bit is set to "1". Although the main clock starts oscillating, the CM21 bit is not set to "0". If the main clock is used as a CPU clock source after the main clock resumes oscillating, set the CM21 bit to "0" by program.
4. When the CM20 bit is set to "1" and the CM22 bit is set to "1", do not set the CM21 bit to "0".
5. When a main clock stop is detected, the CM22 bit is set to "1". The CM22 bit can only be set to "0", not "1", by program.
   If the CM22 bit is set to "0" by program while the main clock stops, the CM22 bit cannot be set to "1" until the next main clock stop is detected.
6. Determine the main clock state by reading the CM23 bit several times after the oscillation stop detection interrupt is generated.

Figure 8.5 CM2 Register

Count Source Prescaler Register



Symbol	Address	After Reset(2)
TCSPR	035F16	0XXX 00002

Bit Symbol	Bit Name	Function	RW
CNT0	Division Rate Select Bit(1)	If setting value is *n*, f_{2n} is the main clock, on-chip oscillator clock or PLL clock divided by *2n*. When *n* is set to "0", no division is selected.	RW
CNT1			RW
CNT2			RW
CNT3			RW
____ (b6 - b4)	Reserved Bit	When read, its content is indeterminate	RO
CST	Operation Enable Bit	0: Divider stops 1: Divider starts	RW

NOTES:
1. Rewrite the CNT3 to CNT0 bits after the CST bit is set to "0".
2. Value of the TCSPR register is not reset by software reset or watchdog timer reset.

Clock Prescaler Reset Flag



Symbol	Address	After Reset
CPSRF	034116	0XXX XXXX2

Bit Symbol	Bit Name	Function	RW
____ (b6 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
CPSR	Clock Prescaler Reset Flag	When the CPSR bit is set to "1", *fC* divided by 32 is reset. When read, its content is "0".	RW

Figure 8.6 TCSPR and CPSRF Registers

PLL Control Register 0(1, 2, 5)

b7	b6	b5	b4	b3	b2	b1	b0
	1	0	1	X			

Symbol	Address	After Reset
PLC0	0026₁₆	0001 X010₂

Bit Symbol	Bit Name	Function	RW
PLC00	Programmable Counter Select Bit(3)	b2 b1 b0 0 1 1: Multiply-by-6 1 0 0: Multiply-by-8 Do not set to values except the above	RW
PLC01			RW
PLC02			RW
____ (b3)	Reserved Bit	When read, its content is indeterminate	RO
____ (b4)	Reserved Bit	Set to "1"	RW
____ (b5)	Reserved Bit	Set to "0"	RW
____ (b6)	Reserved Bit	Set to "1"	RW
PLC07	Operation Enable Bit(4)	0: PLL is Off 1: PLL is On	RW

NOTES:
1. Rewrite the PLC0 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. If the PM21 bit in the PM2 register is set to "1" (clock change disabled), the PLC0 register setting does not change when written.
3. Set the PLC02 to PLC00 bits when the PLC07 bit is set to "0". Once these bits are set, they cannot be changed.
4. Set the CM17 bit in the CM1 register to "0" (main clock as CPU clock source) and the PLC07 bit to "0" before entering wait or stop mode.
5. Set the PLC0 and PLC1 registers simultaneously in 16-bit units.

PLL Control Register 1(1, 2, 3, 4)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	X	0		1	0

Symbol	Address	After Reset
PLC1	0027₁₆	000X 0000₂

Bit Symbol	Bit Name	Function	RW
____ (b0)	Reserved Bit	Set to "0"	RW
____ (b1)	Reserved Bit	Set to "1"	RW
PLC12	PLL Clock Division Switch Bit	0: Divide-by-2 1: Divide-by-3	RW
____ (b3)	Reserved Bit	Set to "0"	RW
____ (b4)	Reserved Bit	When read, its content is indeterminate	RO
____ (b7 - b5)	Reserved Bit	Set to "0"	RW

NOTES:
1. Rewrite the PLC1 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. If the PM21 bit in the PM2 register is set to "1" (clock change disabled), the PLC1 register does not change when written.
3. Set the PLC1 register when the PLC07 bit is set to "0" (PLL off).
4. Set the PLC0 and PLC1 registers simultaneously in 16-bit units.

Figure 8.7 PLC0 and PLC1 Registers

Processor Mode Register 2(1)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
				0			0	PM2	0013₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
——— (b0)	Reserved Bit	Set to "0"	RW
PM21	System Clock Protect Bit(2, 3)	0: Protects the clock by a PRCR register setting 1: Disables a clock change	RW
PM22	WDT Count Source Protect Bit(2, 4)	0: Selects BCLK as count source of the watchdog timer 1: Selects the on-chip oscillator clock as count source of the watchdog timer	RW
——— (b3)	Reserved Bit	Set to "0"	RW
PM24	CPU Clock Select Bit 3	0: Clock selected by the CM07 bit 1: Main Clock	RW
PM25	CAN Clock Select Bit	0: f_1 1: Main Clock	RW
PM26	f_{2n} Count source Select Bit	b7b6 0 0: Peripheral function clock 0 1: X_{IN} clock 1 0: On-chip oscillator clock 1 1: Do not set to this value	RW
PM27			RW

NOTES:
1. Rewrite the PM2 register after the PRC1 bit in the PRCR register is set to "1" (write enabled).
2. Once the PM22 and PM21 bits are set to "1", they can not be set to "0" by program.
3. When the PM21 bit is set to "1",
   the CPU clock keeps running when the WAIT instruction is executed;
   nothing is changed even if following bits are set to either "0" or "1".
   - the CM02 bit in the CM0 register (the peripheral function clock is not stopped in wait mode.)
   - the CM05 bit in the CM0 register (the main clock is not stopped.)
   - the CM07 bit in the CM0 register (a CPU clock source is not changed.)
   - the CM10 bit in the CM1 register (the microcomputer does not enter stop mode.)
   - the CM17 bit in the CM1 register (a CPU clock source is not changed.)
   - the CM20 bit in the CM2 register (oscillation stop detect function settings are not changed.)
   - all bits in the PLC0 and PLC1 registers (PLL frequency synthesizer function settings are not changed.)
4. When the PM22 bit is set to "1",
   the on-chip oscillator clock becomes a count source of the watchdog timer after the on-chip oscillator starts;
   write to the CM10 bit is disabled (the microcomputer does not enter stop mode.);
   the watchdog timer keeps running when the microcomputer is in wait mode and hold state.

Figure 8.8 PM2 Register

8.1.1 Main Clock

Main clock oscillation circuit generates the main clock. The main clock becomes clock source of the CPU clock and peripheral function clock.

The main clock oscillation circuit is configured by connecting an oscillator or resonator between the XIN and XOUT pins. The circuit has a built-in feedback resistor. The feedback resistor is separated from the oscillation circuit in stop mode to reduce power consumption. An external clock can be applied to the XIN pin in the main clock oscillation circuit. Figure 8.9 shows an example of a main clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The main clock divided-by-eight becomes a CPU clock source after reset.

To reduce power consumption, set the CM05 bit in the CM0 register to "1" (main clock stopped) after switching the CPU clock source to the sub clock or on-chip oscillator clock. In this case, the clock applied to XOUT becomes high ("H"). XIN is pulled up by XOUT via the feedback resistor which remains on. When an external clock is applied to the XIN pin, do not set the CM05 bit to "1".

All clocks, including the main clock, stop in stop mode. Refer to **8.5 Power Consumption Control** for details.



NOTE:
1. Place a damping resistor if required. Resistance values vary depending on the oscillator setting. Use values recommended by each oscillator manufacturer.
Place a feedback resistor between XIN and XOUT if the oscillator manufacturer recommends placing the resistor externally.

Figure 8.9 Main Clock Circuit Connection

8.1.2 Sub Clock

Sub clock oscillation circuit generates the sub clock. The sub clock becomes clock source of the CPU clock and for the timers A and B. The same frequency, fc, as the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal oscillator between the XCIN and XCOUT pins. The circuit has a built-in feedback resistor. The feedback resistor is separated from the oscillation circuit in stop mode to reduce power consumption. An external clock can be applied to the XCIN pin. Figure 8.10 shows an example of a sub clock circuit connection. Circuit constants vary depending on each oscillator. Use the circuit constant recommended by each oscillator manufacturer.

The sub clock stops after reset. The feedback resistor is separated from the oscillation circuit. When the PD8_6 and PD8_7 bits in the PD8 register are set to "0" (input mode) and the PU25 bit in the PUR2 register is set to "0" (no pull-up), set the CM04 bit in the CM0 register to "1" (XCIN-XCOUT oscillation function). The sub clock oscillation circuit starts oscillating. To apply an external clock to the XCIN pin, set the CM04 bit to "1" when the PD8_7 bit is set to "0" and the PU25 bit to "0". The clock applied to the XCIN pin becomes a clock source of the sub clock.

When the CM07 bit in the CM0 register is set to "1" (sub clock) after the sub clock oscillation has stabilized, the sub clock becomes a CPU clock source.

All clocks, including the sub clock, stop in stop mode. Refer to **8.5 Power Consumption Control** for details.



NOTE:
1. Place a damping resistor if required. Resistance values vary depending on the oscillator setting. Use values recommended by each oscillator manufacturer.
Place a feedback resistor between XCIN and XCOUT if the oscillator manufacturer recommends placing the resistor externally.

Figure 8.10 Sub Clock Circuit Connection

8.1.3 On-Chip Oscillator Clock

On-chip oscillator generates the on-chip oscillator clock. The 1-MHz on-chip oscillator clock becomes a clock source of the CPU clock and peripheral function clock.

The on-chip oscillator clock stops after reset. When the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock), the on-chip oscillator starts oscillating. Instead of the main clock, the on-chip oscillator clock becomes clock source of the CPU clock and peripheral function clock.

Table 8.2 shows bit settings for on-chip oscillator start condition.

Table 8.2 Bit Settings for On-Chip Oscillator Start Condition

CM2 Register	PM2 Register		Used as
CM21 Bit	PM22 Bit	PM27 and PM26 Bits	
1	0	0 0	CPU clock source or peripheral function clock source
0	1	0 0	Watchdog timer operating clock source (The clock keeps running when entering stop mode.)
0	0	0 1	$f2_n$ count source

8.1.3.1 Oscillation Stop Detect Function

When the main clock is terminated by external source, the on-chip oscillator automatically starts oscillating to generate another clock.

When the CM 20 bit in the CM2 registser is set to "1" (oscillation stop detect function enabled), an oscillation stop detection interrupt request is generated as soon as the main clock stops. Simultaneously, the on-chip oscillator starts oscillating. Instead of the main clock, the on-chip oscillator clock becomes clock source for the CPU clock and peripheral function clock. Associated bits are set as follows:

- The CM21 bit is set to "1" (on-chip oscillator clock becomes a clock source of the CPU clock.)
- The CM22 bit is set to "1" (main clock stop is detected.)
- The CM23 bit is set to "1" (main clock stops.) (See **Figure 8.14**)

8.1.3.2 How to Use Oscillation Stop Detect Function

- The oscillation stop detection interrupt shares vectors with the watchdog timer interrupt. When these interrupts are used simultaneously, read the CM22 bit with an interrupt routine to determine if an oscillation stop detection interrupt request has been generated.
- When the main clock resumes running after an oscillation stop is detected, set the main clock as clock source of the CPU clock and peripheral function clock. Figure 8.11 shows the procedure to switch the on-chip oscillator clock to the main clock.
- In low-speed mode, when the main clock is stopped by setting the CM20 bit to "1", the oscillation stop detection interrupt request is generated. Simultaneously, the on-chip oscillator starts oscillating. The sub clock remains the CPU clock source. The on-chip oscillator clock becomes a clock source for the peripheral function clock.
- When the peripheral function clock stops running, the oscillation stop detect function is also disabled. To enter wait mode while the oscillation stop detect function is in use, set the CM02 bit in the CM0 register to "0" (peripheral clock does not stop in wait mode).
- The oscillation stop detect function is provided to handle main clock stop caused by external source. Set the CM20 bit to "0" (oscillation stop detect function disabled) when the main clock is terminated by program, i.e., entering stop mode or setting the CM05 bit to "1" (main clock oscillation stop).
- When the main clock frequency is 2MHz or less, the oscillation stop detect function is not available. Set the CM20 bit to "0".



Figure 8.11 Switching Procedure from On-chip Oscillator Clock to Main Clock

8.1.4 PLL Clock

The PLL frequency synthesizer generates the PLL clock based on the main clock. The PLL clock can be used as clock source for the CPU clock and peripheral function clock.

The PLL frequency synthesizer stops after reset. When the PLC07 bit is set to "1" (PLL on), the PLL frequency synthesizer starts operating. Wait *tsu(PLL)* ms for the PLL clock to stabilize.

The PLL clock can either be the clock output from the voltage controlled oscillator (VCO) divided-by-2 or divided-by-3. When the PLL clock is used as a clock source for the CPU clock or peripheral function clock, set each bit as is shown in Table 8.3. Figure 8.12 shows the procedure to use the PLL clock as the CPU clock source.

To enter wait or stop mode, set the CM17 bit to "0" (main clock as CPU clock source), set the PLC07 bit in the PLC0 register to "0" (PLL off) and then enter wait or stop mode.

Table 8.3 Bit Settings to Use PLL Clock as CPU Clock Source

f(XIN)	PLC0 Register			PLC1 Register	PLL Clock
	PLC02 Bit	PLC01 Bit	PLC00 Bit	PLC12 Bit	
10 MHz	0	1	1	0	30 MHz
				1	20 MHz
8 MHz	1	0	0	0	32 MHz
				1	21.3 MHz



Figure 8.12 Procedure to Use PLL Clock as CPU Clock Source

8.2 CPU Clock and BCLK

The CPU operating clock is referred to as the CPU clock. The CPU clock is also a count source for the watchdog timer. After reset, the CPU clock is the main clock divided-by-8 . In memory expansion or microprocessor mode, the clock having the same frequency as the CPU clock can be output from the BCLK pin as BCLK. Refer to **8.4 Clock Output Function** for details.

The main clock, sub clock, on-chip oscillator clock or PLL clock can be selected as a clock source for the CPU clock. Table 8.4 shows CPU clock source and bit settings.

When the main clock, on-chip oscillator clock or PLL clock is selected as a clock source of the CPU clock, the selected clock divided-by-1 (no division), -2, -3, -4, -6, -8, -10, -12, -14 or -16 becomes the CPU clock. The MCD4 to MCD0 bits in the MCD register select the clock division.

When the microcomputer enters stop mode or low-power consumption mode (except when the on-chip oscillator clock is the CPU clock), the MCD4 to MCD0 bits are set to "01000$_2$" (divide-by-8 mode). Therefore, when the main clock starts running, the CPU clock enters medium-speed mode (divide-by-8).

Table 8.4 CPU Clock Source and Bit Settings

CPU Clock Source	CM0 Register	CM1 Register	CM2 Register	PM2 Register
	CM07 Bit	CM17 Bit	CM21 Bit	PM24 Bit
Main Clock	0	0	0	0
Main Clock (Main Clock Direct Mode)(1)	0	0	0	1
Sub Clock	1	0	0	0
On-Chip Oscillator Clock	0	0	1	0
PLL Clock	0	1	0	0

NOTE:
1. Refer to **22.2 CAN Clock** for details.

8.3 Peripheral Function Clock

The peripheral function clock becomes an operating clock or count source for peripheral functions excluding the watchdog timer.

8.3.1 f_1, f_8, f_{32} and f_{2n}

f_1, f_8 and f_{32} are the peripheral function clock, selected by the CM21 bit, divided-by-1, -8, or -32. The PM27 and PM26 bits in the PM2 register selects a f_{2n} count source from the peripheral clock, X_{IN} clock, and the on-chip oscillator clock. The CNT3 to CNT0 bits in the TCSPR register selects a f_{2n} division. (n=0 to 15. No division when n=0.)

f_1, f_8, f_{32} and f_{2n} stop when the CM02 bit in the CM0 register to "1" (peripheral function stops in wait mode) to enter wait mode or when in low-power consumption mode.

f_1, f_8 and f_{2n} are used as an operating clock of the serial I/O and count source of the timers A and B. f_1 is also used as an operating clock for the intelligent I/O.

The CLK_{OUT} pin outputs f_8 and f_{32} . Refer to **8.4 Clock Output Function** for details.

8.3.2 f_{AD}

f_{AD} is an operating clock for the A/D converter and has the same frequency as either the main clock(1) or the on-chip oscillator clock. The CM21 bit determines which clock is selected.

If the CM02 bit is set to "1" (peripheral function stop in wait mode) to enter wait mode, f_{AD} stops. f_{AD} also stops in low-power consumption mode.

NOTE:
1. The PLL clock, instead of the main clock, when the CM17 bit is set to "1" (PLL clock).

8.3.3 f_{C32}

f_{C32} is the sub clock divided by 32. f_{C32} is used as a count source for the timers A and B. f_{C32} is available when the sub clock is running.

8.3.4 f_{CAN}

f_{CAN} has the same frequency as the main clock. It is a clock for the CAN module only.

8.4 Clock Output Function

The CLK_{OUT} pin outputs f_C, f_8 or f_{32}.

In memory expansion mode or microprocessor mode, a clock having the same frequency as the CPU clock can be output from the BCLK pin as BCLK.

Table 8.5 lists CLK_{OUT} pin function in single-chip mode.

Table 8.5 CLK_{OUT} Pin in Single-Chip Mode

PM0 Register (1)	CM0 Register (2)		CLK_{OUT} Pin Function
PM07 Bit	CM01 Bit	CM00 Bit	
—	0	0	$P5_3$ I/O port
1	0	1	Outputs fc
1	1	0	Outputs f_8
1	1	1	Outputs f_{32}

- : Can be set to either "0" or "1"

NOTES:

1. Rewrite the PM0 register after the PRC1 bit in the PRCR register is set to "1" (write enabled).
2. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).

8.5 Power Consumption Control

Normal operating mode, wait mode and stop mode are provided as the power consumption control.
All mode states, except wait mode and stop mode, are called normal operating mode in this section. Figure 8.13 shows a block diagram of status transition in wait mode and stop mode. Figure 8.14 shows a block diagram of status transition in all modes.

8.5.1 Normal Operating Mode

The normal operating mode is further separated into six modes.
In normal operating mode, the CPU clock and peripheral function clock are supplied to operate the CPU and peripheral function. The power consumption control is enabled by controlling a CPU clock frequency. The higher the CPU clock frequency is, the more processing power increases. The lower the CPU clock frequency is, the more power consumption decreases. When unnecessary oscillation circuit stops, power consumption is further reduced.

8.5.1.1 High-Speed Mode

The main clock(1) becomes the CPU clock and a clock source of the peripheral function clock. When the sub clock runs, f_{C32} can be used as a count source for the timers A and B.

8.5.1.2 Medium-Speed Mode

The main clock(1) divided-by-2, -3, -4, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The main clock(1) is a clock source for the peripheral function clock. When the sub clock runs, f_{C32} can be used as a count source for the timers A and B.

8.5.1.3 Low-Speed Mode

The sub clock becomes the CPU clock . The main clock(1) is a clock source for the peripheral function clock. f_{C32} can be used as a count source for the timers A and B.

8.5.1.4 Low-Power Consumption Mode

The microcomputer enters low-power consumption mode when the main clock stops in low-speed mode. The sub clock becomes the CPU clock. Only f_{C32} can be used as a count source for the timers A and B and the peripheral function clock. In low-power consumption mode, the MCD4 to MCD0 bits in the MCD register are set to "01000_2" (divide-by-8 mode). Therefore, when the main clock resumes running, the microcomputer is in midium-speed mode (divide-by-8 mode).

8.5.1.5 On-Chip Oscillator Mode

The on-chip oscillator clock divided-by-1 (no division), -2, -3, 4-, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The on-chip oscillator clock is a clock source for the peripheral function clock. When the sub clock runs, f_{C32} can be used as a count source for the timers A and B.

8.5.1.6 On-Chip Oscillator Low-Power Consumption Mode

The microcomputer enters on-chip oscillator low-power consumption mode when the main clock stops in on-chip oscillator mode . The on-chip oscillator clock divided-by-1 (no division), -2, -3, -4, -6, -8, -10, -12, -14, or -16 becomes the CPU clock. The on-chip oscillator clock is a clock source for the peripheral function clock. When the sub clock runs, f_{C32} can be used as a count source for the timers A and B.
Switch the CPU clock after the clock to be switched to stabilize. Sub clock oscillation will take longer(2) to stabilize. Wait, by program, until the clock stabilizes directly after turning the microcomputer on or exiting stop mode.
To switch the on-chip oscillator clock to the main clock, enter medium-speed mode (divide-by-8) after the main clock is divided by eight in on-chip oscillator mode (the MCD4 to MCD0 bits in the MCD register are set to "01000$_2$").
Do not enter on-chip oscillator mode or on-chip oscillator low-power consumption mode from low-speed mode or low-power consumption mode and vice versa.

NOTES:
1. The PLL clock, instead of the main clock, when the CM17 bit is set to "1" (PLL clock).
2. Contact your oscillator manufacturer for oscillation stabilization time.

8.5.2 Wait Mode

In wait mode, the CPU clock stops running. The CPU and watchdog timer, operated by the CPU clock, also stop. When the PM22 bit in the PM2 register is set to "1" (on-chip oscillator clock as watchdog timer count source), the watchdog timer continues operating. Because the main clock, sub clock and on-chip oscillator clock continue running, peripheral functions using these clocks also continue operating.

8.5.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is set to "1" (peripheral function clock stops in wait mode), f_1, f_8, f_{32}, f_{2n} (when peripheral clock is selected as a count source), and f_{AD} stop in wait mode. Power consumption can be reduced. f_{2n}, when X_{IN} clock or on-chip oscillator clock is selected as a count source, and f_{C32} do not stop running.

8.5.2.2 Entering Wait Mode

If wait mode is entered after setting the CM02 bit to "1", set the MCD4 to MCD0 bits in the MCD register to be the 10-MHz or less CPU clock flequency after dividing the main clock.
Enter wait mode after setting the followings.

- Initial Setting
  Set each interrupt priority level after setting the exit priority level required to exit wait mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".

• Before Entering Wait Mode

(1) Set the I flag to "0"

(2) Set the interrupt priority level of the interrupt being used to exit wait mode

(3) Set the interrupt priority levels of the interrupts, not being used to exit wait mode, to "0"

(4) Set IPL in the FLG register. Then set the exit priority level to the same level as IPL

Interrupt priority level of the interrupt used to exit wait mode > IPL = the exit priority level

(5) Set the PRC0 bit in the PRCR register to "1"

(6) If the CPU clock source is the PLL clock, set the CM17 bit in the CM1 register to "0" (main clock) and PLC07 bit in the PLC0 register to "0" (PLL off)

(7) Set the I flag to "1"

(8) Execute the WAIT instruction

• After Exiting Wait Mode

Set the exit priority level to "7" as soon as exiting wait mode.

8.5.2.3 Pin Status in Wait Mode

Table 8.6 lists pin states in wait mode.

Table 8.6 Pin States in Wait Mode

Pin		Single-Chip Mode
Ports		Maintains state immediately before entering wait mode
CLKOUT	When fC is selected	Outputs clock
	When f8, f32 are selected	Outputs the clock when the CM02 bit in the CM0 register is set to "0" (peripheral function clock does not stop in wait mode). Maintains state immediately before entering wait mode when the CM02 bit is set to "1" (peripheral function clock stops in wait mode).

8.5.2.4 Exiting Wait Mode

Wait mode is exited by the hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupts.

When the hardware reset or $\overline{\text{NMI}}$ interrupt, but not the peripheral function interrupts, is used to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "000_2" (interrupt disabled) before executing the WAIT instruction.

CM02 bit setting affects the peripheral function interrupts. When the CM02 bit in the CM0 register is set to "0" (peripheral function clock does not stop in wait mode), all peripheral function interrupts can be used to exit wait mode. When the CM02 bit is set to "1" (peripheral function clock stops in wait mode), peripheral functions using the peripheral function clock stop. Therefore, the peripheral function interrupts cannot be used to exit wait mode. However, the peripheral function interrupts caused by an external clock, f_{C32}, or f_{2n} whose count source is the XIN clock or on-chip oscillator clock, can be used to exit wait mode.

The CPU clock used when exiting wait mode by the peripheral function interrupts or $\overline{\text{NMI}}$ interrupt is the same CPU clock used when the WAIT instruction is executed.

Table 8.7 shows interrupts to be used to exit wait mode and usage conditions.

Table 8.7 Interrupts to Exit Wait Mode

Interrupt	When CM02=0	When CM02=1
$\overline{\text{NMI}}$ Interrupt	Can be used	Can be used
Serial I/O Interrupt	Can be used when either internal or external clock is selected	Can be used when external clock or f_{2n} (when X_{IN} clock or on-chip oscillator is selected) is selected
Key Input Interrupt	Can be used	Can be used
A/D Conversion Interrupt	Can be used in single or single-sweep mode	Do not use
Timer A Interrupt Timer B Interrupt	Can be used in all modes	Can be used in event counter mode or when count source is f_{C32} or f_{2n} (when X_{IN} clock or on-chip oscillator is selected)
$\overline{\text{INT}}$ Interrupt	Can be used	Can be used
CAN Interrupt	Can be used	Do not use
Intelligent I/O Interrupt	Can be used	Do not use

8.5.3 Stop Mode

In stop mode, all oscillators and resonators stop. The CPU clock and peripheral function clock, as well as the CPU and peripheral functions operated by these clocks, also stop. The least power required to operate the microcomputer is in stop mode. The internal RAM holds its data when the voltage applied to the V_{CC} pin is V_{RAM} or more. If the voltage applied to the V_{CC} pin is 2.7V or less, the voltage must be $V_{CC} \geq V_{RAM}$.

The following interrupts can be used to exit stop mode:

- $\overline{\text{NMI}}$ interrupt
- Key Input Interrupt
- $\overline{\text{INT}}$ interrupt
- Timer A and B interrupt (Available when the timer counts external pulse, having its 100Hz or less frequency, in event counter mode)

8.5.3.1 Entering Stop Mode

Stop mode is entered when setting the CM10 bit in the CM10 register to "1" (all clocks stops). The MCD4 to MCD0 bits in the MCD register become set to "01000$_2$" (divide-by-8 mode).
Enter stop mode after setting the followings.

- Initial Setting
  Set each interrupt priority level after setting the exit priority level required to exit stop mode, controlled by the RLVL2 to RLVL0 bits in the RLVL register, to "7".

- Before Entering stop mode
  (1) Set the I flag to "0"
  (2) Set the interrupt priority level of the interrupt being used to exit stop mode
  (3) Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to "0"
  (4) Set IPL in the FLG register. Then set the exit priority level to the same level as IPL
  Interrupt priority level of the interrupt used to exit stop mode > IPL = the exit priority level
  (5) Set the PRC0 bit in the PRCR register to "1" (write enabled)
  (6) Select the main clock as the CPU clock
  • When the CPU clock source is the sub clock,
  (a) set the CM05 bit in the CM0 register to "0" (main clock oscillates)
  (b) set the CM07 bit in the CM0 register to "0" (clock selected by the CM21 bit divided by MCD register setting)
  • When the CPU clock source is the PLL clock,
  (a) set the CM17 bit in the CM1 register to "0" (main clock)
  (b) set the PLC07 bit in the PLC0 register to "0" (PLL off)
  • When main clock direct mode is used,
  (a) set the PRC1 bit in the PRCR register to "1" (write enabled)
  (b) set the PM24 bit in the PM2 register to "0" (clock selected by the CM07 bit)
  • When the CPU clock source is the on-chip oscillator clock,
  (a) set MCD4 to MCD0 bits to "01000$_2$" (divide-by-8 mode)
  (b) set the CM05 bit to "0" (main clock oscillates)
  (c) set the CM21 bit in the CM2 register to "0" (clock selected by the CM17 bit)
  (7) The oscillation stop detect function is used, set the CM20 bit in the CM2 register to "0" (oscillation stop detect fucntion disabled)
  (8) Set the I flag to "1"
  (9) Set the CM10 bit to "1" (all clocks stops)

- After Exiting Stop Mode
  Set the exit priority level to "7" as soon as exiting stop mode.

8.5.3.2 Exiting Stop Mode

Stop mode is exited by the hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupts (key input interrupt and $\overline{\text{INT}}$ interrupt).
When the hardware reset or $\overline{\text{NMI}}$ interrupt, but not the peripheral function interrupts, is used to exit wait mode, set all ILVL2 to ILVL0 bits in the interrupt control registers for the peripheral function interrupt to "000$_2$" (interrupt disabled) before setting the CM10 bit to "1" (all clocks stops).

8.5.3.3 Pin Status in Stop Mode

Table 8.8 lists pin status in stop mode.

Table 8.8 Pin Status in Stop Mode

Pin		Single-Chip Mode
Ports		Maintains state immediately before entering stop mode
CLKOUT	When fC selected	"H"
	When f8, f32 selected	Maintains state immediately before entering stop mode
XIN		Placed in a high-impedance state
XOUT		"H"
XCIN, XCOUT		Placed in a high-impedance state



NOTES:
1. See Figure 8.14.
2. When the CM17 bit is set to "1" (PLL clock as CPU clock source), set the CM17 bit to "0"(main clock as CPU clock source) and the PLC07 bit is set to "0" (PLL off). Then enter wait mode or stop mode.
3. When the CM17 bit is set to "1" (PLL clock as CPU clock source), set the CM17 bit to "0"(main clock as CPU clock source) and the PLC07 bit is set to "0" (PLL off). Then enter low-speed or low-power consumption mode.

Figure 8.13 Status Transition in Wait Mode and Stop Mode



Figure 8.14 Status Transition

8.6 System Clock Protect Function

The system clock protect function prohibits the CPU clock from changing clock sources when the main clock is selected as the CPU clock source. This prevents the CPU clock from stopping the program crash. When the PM21 bit in the PM2 register is set to "1" (clock change disabled), the following bits cannot be written to:

- The CM02 bit, CM05 bit and CM07 bit in the CM0 register
- The CM10 bit and CM17 bit in the CM1 register
- The CM20 bit in the CM2 register
- All bits in the PLC0 and PLC1 registers

The CPU clock continues running when the WAIT instruction is executed.

To use the system clock protect function, set the CM05 bit in the CM0 register to "0" (main clock oscillation) and CM07 bit to "0" (main clock as BCLK clock source) and follow the procedure below.

(1) Set the PRC1 bit in the PRCR register to "1" (write enabled).
(2) Set the PM21 bit in the PM2 register to "1" (protects the clock).
(3) Set the PRC1 bit in the PRCR register to "0" (write disabled).

When the PM21 bit is set to "1", do not execute the WAIT instruction.

9. Protection

The protection function protects important registers from being easily overwritten when a program runs out of control.

Figure 9.1 shows the PRCR register. Individual bit in the PRCR register protects the following registers:

- The PRC0 bit protects the CM0, CM1, CM2, MCD, PLC0, and PLC1 registers;
- The PRC1 bit protects the PM0, PM1, PM2, INVC0, and INVC1 registers;
- The PRC2 bit protects the PD9 and PS3 registers.

The PRC2 bit is set to "0" (write disabled) when data is written to a given address after setting the PRC2 bit to "1" (write enabled). Set the PD9 and PS3 registers immediately after setting the PRC2 bit in the PRCR register to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the following instruction. The PRC0 and PRC1 bits are not set to "0" even if data is written to a given address. Set the PRC0 and PRC1 bits to "0" by program.

Protect Register

b7	b6	b5	b4	b3	b2	b1	b0
X	X	X	X	0			

Symbol	Address	After Reset
PRCR	$000A_{16}$	$XXXX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PRC0	Protect Bit 0	Enables writing to CM0, CM1, CM2, MCD, PLC0, PLC1 registers 0: Write disabled 1: Write enabled	RW
PRC1	Protect Bit 1	Enables writing to PM0, PM1, PM2, INVC0, INVC1 registers 0: Write disabled 1: Write enabled	RW
PRC2	Protect Bit 2(1)	Enables writing to PD9, PS3 registers 0: Write disabled 1: Write enabled	RW
____ (b3)	Reserved Bit	Set to "0"	RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. The PRC2 bit is set to "0" by writing into a given address after the PRC2 bit is set to "1". The PRC0 and PRC1 bits are not automatically set to "0". Set them to "0" by program.

Figure 9.1 PRCR Register

10. Interrupts

10.1 Types of Interrupts

Figure 10.1 shows types of interrupts.



NOTES:
1. The peripheral functions in the microcomputer are used to generate the peripheral interrupt.
2. Do not use this interrupt. For development support tools only.

Figure 10.1 Interrupts

- Maskable Interrupt
  The I flag enables or disables an interrupt.
  The interrupt priority order based on interrupt priority level **can be changed**.

- Non-Maskable Interrupt
  The I flag does not enable nor disable an interrupt .
  The interrupt priority order based on interrupt priority level **cannot be changed**.

10.2 Software Interrupts

Software interrupt occurs when an instruction is executed. The software interrupts are non-maskable interrupts.

10.2.1 Undefined Instruction Interrupt

The undefined instruction interrupt occurs when the UND instruction is executed.

10.2.2 Overflow Interrupt

The overflow interrupt occurs when the O flag in the FLG register is set to "1" (overflow of arithmetic operation) and the INTO instruction is executed.

Instructions to set the O flag are :

ABS, ADC, ADCF, ADD, ADDX, CMP, CMPX, DIV, DIVU, DIVX, NEG, RMPA, SBB, SCMPU, SHA, SUB, SUBX

10.2.3 BRK Interrupt

The BRK interrupt occurs when the BRK instruction is executed.

10.2.4 BRK2 Interrupt

The BRK2 interrupt occurs when the BRK2 instruction is executed.

Do not use this interrupt. For development support tools only.

10.2.5 INT Instruction Interrupt

The INT instruction interrupt occurs when the INT instruction is executed. The INT instruction can select software interrupt numbers 0 to 63. Software interrupt numbers 8 to 50, 52 to 54 and 57 are assigned to the vector table used for the peripheral function interrupt. Therefore, the microcomputer executes the same interrupt routine when the INT instruction is executed as when a peripheral function interrupt occurs.

When the INT instruction is executed, the FLG register and PC are saved to the stack. PC also stores the relocatable vector of specified software interrupt numbers. Where the stack is saved varies depending on a software interrupt number. ISP is selected as the stack for software interrupt numbers 0 to 31 (setting the U flag to "0"). SP, which is set before the INT instruction is executed, is selected as the stack for software interrupt numbers 32 to 63 (the U flag is not changed).

With the peripheral function interrupt, the FLG register is saved and the U flag is set to "0" (ISP select) when an interrupt request is acknowledged. With software interrupt numbers 32 to 50, 52 to 54 and 57, SP to be used varies depending on whether the interrupt is generated by the peripheral function interrupt request or by the INT instruction.

10.3 Hardware Interrupts

Special interrupts and peripheral function interrupts are available as hardware interrupts.

10.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

10.3.1.1 $\overline{\text{NMI}}$ Interrupt

The $\overline{\text{NMI}}$ interrupt occurs when a signal applied to the $\overline{\text{NMI}}$ pin changes from a high-level ("H") signal to a low-level ("L") signal. Refer to **10.8 $\overline{\text{NMI}}$ Interrupt** for details.

10.3.1.2 Watchdog Timer Interrupt

The watchdog timer interrupt occurs when a count source of the watchdog timer underflows. Refer to **11. Watchdog Timer** for details.

10.3.1.3 Oscillation Stop Detection Interrupt

The oscillation stop detection interrupt occurs when the microcomputer detects a main clock oscillation stop. Refer to **8. Clock Generation Circuit** for details.

10.3.1.4 Single-Step Interrupt

Do not use the single-step interrupt. For development support tool only.

10.3.1.5 Address Match Interrupt

The address match interrupt occurs immediately before executing an instruction that is stored into an address indicated by the RMADi register (i=0 to 7) when the AIERi bit in the AIER register is set to "1" (address match interrupt enabled). Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur when a table data or addresses of the instruction other than the starting address, if the instruction has multiple addresses, is set. Refer to **10.10 Address Match Interrupt** for details.

10.3.2 Peripheral Function Interrupt

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupts and software interrupt numbers 8 to 50, 52 to 54 and 57 for the INT instruction use the same interrupt vector table. The peripheral function interrupt is a maskable interrupt.

See **Table 10.2** about how the peripheral function interrupt occurs. Refer to the descriptions of each function for details.

10.4 High-Speed Interrupt

The high-speed interrupt executes an interrupt sequence in five cycles and returns from the interrupt in three cycles.

When the FSIT bit in the RLVL register is set to "1" (interrupt priority level 7 available for the high-speed interrupt), the ILVL2 to ILVL0 bits in the interrupt control registers can be set to "111_2" (level 7) to use the high-speed interrupt.

Only one interrupt can be set as the high-speed interrupt. When using the high-speed interrupt, do not set multiple interrupts to interrupt priority level 7. Set the DMAII bit in the RLVL register to "0" (interrupt priority level 7 available for interrupts).

Set the starting address of the high-speed interrupt routine in the VCT register.

When the high-speed interrupt is acknowledged, the FLG register is saved into the SVF register and PC is saved into the SVP register. The program is executed from an address indicated by the VCT register.

Execute the FREIT instruction to return from the high-speed interrupt routine.

The values saved into the SVF and SVP registers are restored to the FLG register and PC by executing the FREIT instruction.

The high-speed interrupt and the DMA2 and DMA3 use the same register. When using the high-speed interrupt, neither DMA2 nor DMA3 is available. DMA0 and DMA1 can be used.

10.5 Interrupts and Interrupt Vectors

There are four bytes in one vector. Set the starting address of interrupt routine in each vector table. When an interrupt request is acknowledged, the interrupt routine is executed from the address set in the interrupt vectors.

Figure 10.2 shows the interrupt vector.



Figure 10.2 Interrupt Vector

10.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses FFFFDC16 to FFFFFF16. Table 10.1 lists the fixed vector tables. Refer to **24.2 Functions to Prevent Rewriting of Flash Memory** for fixed vectors of flash memory.

Table 10.1 Fixed Vector Table

Interrupt Generated by	Vector Addresses Address (L) to Address (H)	Remarks	Reference
Undefined Instruction	FFFFDC16 to FFFFDF16		M32C/80 Series Software Manual
Overflow	FFFFE016 to FFFFE316		
BRK Instruction	FFFFE416 to FFFFE716	If the content of address FFFFE716 is FF16, a program is executed from the address stored into software interrupt number 0 in the relocatable vector table	
Address Match	FFFFE816 to FFFFEB16		
-	FFFFEC16 to FFFFEF16	Reserved space	
Watchdog Timer	FFFFF016 to FFFFF316	These addresses are used for the watchdog timer interrupt and oscillation stop detection interrupt	Reset, Clock Generation Circuit, Watchdog Timer
-	FFFFF416 to FFFFF716	Reserved space	
$\overline{\text{NMI}}$	FFFFF816 to FFFFFB16		
Reset	FFFFFC16 to FFFFFF16		Reset

10.5.2 Relocatable Vector Tables

The relocatable vector tables occupy 256 bytes from the starting address set in the INTB register. Table 10.2 lists the relocatable vector tables.

Set an even address as the starting address of the vector table set in the INTB register to increase interrupt sequence execution rate.

Table 10.2 Relocatable Vector Tables

Interrupt Generated by	Vector Table Address Address(L) to Address(H)(1)	Software Interrupt Number	Reference
BRK Instruction(2)	+0 to +3 (0000_{16} to 0003_{16})	0	M32C/80 Series
Reserved Space	+4 to +31 (0004_{16} to $001F_{16}$)	1 to 7	Software Manual
DMA0	+32 to +35 (0020_{16} to 0023_{16})	8	DMAC
DMA1	+36 to +39 (0024_{16} to 0027_{16})	9	
DMA2	+40 to +43 (0028_{16} to $002B_{16}$)	10	
DMA3	+44 to +47 ($002C_{16}$ to $002F_{16}$)	11	
Timer A0	+48 to +51 (0030_{16} to 0033_{16})	12	Timer A
Timer A1	+52 to +55 (0034_{16} to 0037_{16})	13	
Timer A2	+56 to +59 (0038_{16} to $003B_{16}$)	14	
Timer A3	+60 to +63 ($003C_{16}$ to $003F_{16}$)	15	
Timer A4	+64 to +67 (0040_{16} to 0043_{16})	16	
UART0 Transmission, NACK(3)	+68 to +71 (0044_{16} to 0047_{16})	17	Serial I/O
UART0 Reception, ACK(3)	+72 to +75 (0048_{16} to $004B_{16}$)	18	
UART1 Transmission, NACK(3)	+76 to +79 ($004C_{16}$ to $004F_{16}$)	19	
UART1 Reception, ACK(3)	+80 to +83 (0050_{16} to 0053_{16})	20	
Timer B0	+84 to +87 (0054_{16} to 0057_{16})	21	Timer B
Timer B1	+88 to +91 (0058_{16} to $005B_{16}$)	22	
Timer B2	+92 to +95 ($005C_{16}$ to $005F_{16}$)	23	
Timer B3	+96 to +99 (0060_{16} to 0063_{16})	24	
Timer B4	+100 to +103 (0064_{16} to 0067_{16})	25	
$\overline{INT5}$	+104 to +107 (0068_{16} to $006B_{16}$)	26	Interrupt
$\overline{INT4}$	+108 to +111 ($006C_{16}$ to $006F_{16}$)	27	
$\overline{INT3}$	+112 to +115 (0070_{16} to 0073_{16})	28	
$\overline{INT2}$	+116 to +119 (0074_{16} to 0077_{16})	29	
$\overline{INT1}$	+120 to +123 (0078_{16} to $007B_{16}$)	30	
$\overline{INT0}$	+124 to +127 ($007C_{16}$ to $007F_{16}$)	31	
Timer B5	+128 to +131 (0080_{16} to 0083_{16})	32	Timer B
UART2 Transmission, NACK(3)	+132 to +135 (0084_{16} to 0087_{16})	33	Serial I/O
UART2 Reception, ACK(3)	+136 to +139 (0088_{16} to $008B_{16}$)	34	
UART3 Transmission, NACK(3)	+140 to +143 ($008C_{16}$ to $008F_{16}$)	35	
UART3 Reception, ACK(3)	+144 to +147 (0090_{16} to 0093_{16})	36	
UART4 Transmission, NACK(3)	+148 to +151 (0094_{16} to 0097_{16})	37	
UART4 Reception, ACK(3)	+152 to +155 (0098_{16} to $009B_{16}$)	38	

Table 10.2 Relocatable Vector Tables (Continued)

Interrupt Generated by	Vector Table Address Address(L) to Address(H)(1)	Software Interrupt Number	Reference
Bus Conflict Detect, Start Condition Detect, Stop Condition Detect (UART2)(3),	+156 to +159 (009C16 to 009F16)	39	Serial I/O
Bus Conflict Detect, Start Condition Detect, Stop Condition Detect (UART3/UART0)(4)	+160 to +163 (00A016 to 00A316)	40	
Bus Conflict Detect, Start Condition Detect, Stop Condition Detect (UART4/UART1)(4)	+164 to +167 (00A416 to 00A716)	41	
A/D0	+168 to +171 (00A816 to 00AB16)	42	A/D Converter
Key Input	+172 to +175 (00AC16 to 00AF16)	43	Interrupts
Intelligent I/O Interrupt 0, CAN 3	+176 to +179 (00B016 to 00B316)	44	Intelligent I/O
Intelligent I/O Interrupt 1, CAN 4	+180 to +183 (00B416 to 00B716)	45	CAN
Intelligent I/O Interrupt 2, CAN 6	+184 to +187 (00B816 to 00BB16)	46	
Intelligent I/O Interrupt 3, CAN 7	+188 to +191 (00BC16 to 00BF16)	47	
Intelligent I/O Interrupt 4	+192 to +195 (00C016 to 00C316)	48	
CAN 5	+196 to +199 (00C416 to 00C716)	49	CAN
CAN 8	+200 to +203 (00C416 to 00C716)	50	
Reserved Space	+204 to +207 (00C816 to 00CF16)	51	—
Intelligent I/O Interrupt 8	+208 to +211 (00D016 to 00D316)	52	Intelligent I/O
Intelligent I/O Interrupt 9, CAN 0	+212 to +215 (00D416 to 00D716)	53	CAN
Intelligent I/O Interrupt 10, CAN 1	+216 to +219 (00D816 to 00DB16)	54	
Reserved Space	+220 to +227 (00DC16 to 00E316)	55, 56	—
CAN 2	+228 to +231 (00E416 to 00E716)	57	CAN
Reserved Space	+232 to +255 (00E816 to 00FF16)	58 to 63	—
INT Instruction(2)	+0 to +3 (000016 to 000316) to +252 to +255 (00FC16 to 00FF16)	0 to 63	Interrupts

NOTES:

1. These addresses are relative to those in the INTB register.
2. The I flag does not disable interrupts.
3. In I^2C mode, NACK, ACK or start/stop condition detection causes interrupts to be generated.
4. The IFSR6 bit in the IFSR register determines whether these addresses are used for an interrupt in UART0 or in UART3.
   The IFSR7 bit in the IFSR register determines whether these addresses are used for an interrupt in UART1 or in UART4.

10.6 Interrupt Request Acknowledgement

Software interrupts and special interrupts occur when conditions to generate an interrupt are met.

The peripheral function interrupts are acknowledged when all conditions below are met.

- I flag = "1"
- IR bit = "1"
- ILVL2 to ILVL0 bits > IPL

The I flag, IPL, IR bit and ILVL2 to ILVL0 bits are independent of each other. The I flag and IPL are in the FLG register. The IR bit and ILVL2 to ILVL0 bits are in the interrupt control register.

10.6.1 I Flag and IPL

The I flag enables or disables maskable interrupts. When the I flag is set to "1" (enable), all maskable interrupts are enabled; when the I flag is set to "0" (disable), they are disabled. The I flag is automatically set to "0" after reset.

IPL, consisting of three bits, indicates the interrupt priority level from level 0 to level 7.

If a requested interrupt has higher priority level than indicated by IPL, the interrupt is acknowledged.

Table 10.3 lists interrupt priority levels associated with IPL.

Table 10.3 Interrupt Priority Levels

IPL2	IPL1	IPL0	Interrupt Priority Levels
0	0	0	Level 1 and above
0	0	1	Level 2 and above
0	1	0	Level 3 and above
0	1	1	Level 4 and above
1	0	0	Level 5 and above
1	0	1	Level 6 and above
1	1	0	Level 7 and above
1	1	1	All maskable interrupts are disabled

10.6.2 Interrupt Control Register and RLVL Register

The peripheral function interrupts use interrupt control registers to control each interrupt. Figures 10.3 and 10.4 show the interrupt control register. Figure 10.5 shows the RLVL register.

Interrupt Control Register



Symbol	Address	After Reset
TA0IC to TA4IC	006C16, 008C16, 006E16, 008E16, 007016	XXXX X0002
TB0IC to TB5IC	009416, 007616, 009616, 007816, 009816, 006916	XXXX X0002
S0TIC to S4TIC	009016, 009216, 008916, 008B16, 008D16	XXXX X0002
S0RIC to S4RIC	007216, 007416, 006B16, 006D16, 006F16	XXXX X0002
BCN0IC to BCN4IC	007116, 009116, 008F16, 007116(1), 009116(2)	XXXX X0002
DM0IC to DM3IC	006816, 008816, 006A16, 008A16	XXXX X0002
AD0IC	007316	XXXX X0002
KUPIC	009316	XXXX X0002
IIO0IC to IIO4IC	007516, 009516, 007716, 009716, 007916	XXXX X0002
IIO8IC to IIO10IC	007D16, 009D16, 007F16	XXXX X0002
CAN0IC to CAN2IC	009D16, 007F16, 008116(3)	XXXX X0002
CAN3IC to CAN5IC	007516, 009516, 009916(3)	XXXX X0002
CAN6IC to CAN8IC	007716, 009716, 007B16(3)	XXXX X0002

Bit Symbol	Bit Name	Function	RW
ILVL0	Interrupt Priority Level Select Bit	b2b1b0 0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1 0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4 1 0 1: Level 5 1 1 0: Level 6 1 1 1: Level 7	RW
ILVL1			RW
ILVL2			RW
IR	Interrupt Request Bit	0: requests no interrupt 1: requests an interrupt(4)	RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. The BCN0IC register shares an address with the BCN3IC register.
2. The BCN1IC register shares an address with the BCN4IC register.
3. The IIO9IC register shares an address with the CAN0IC register.
   The IIO10IC register shares an address with the CAN1IC register.
   The IIO0IC register shares an address with the CAN3IC register.
   The IIO1IC register shares an address with the CAN4IC register.
   The IIO2IC register shares an address with the CAN6IC register.
   The IIO3IC register shares an address with the CAN7IC register.
4. The IR bit can be set to only "0" (do not set to "1").

Figure 10.3 Interrupt Control Register (1)

Interrupt Control Register



Symbol	Address	After Reset
INT0IC to INT2IC	$009E_{16}$, $007E_{16}$, $009C_{16}$	$XX00\ X000_2$
INT3IC to INT5IC	$007C_{16}$, $009A_{16}$, $007A_{16}$	$XX00\ X000_2$

Bit Symbol	Bit Name	Function	RW
ILVL0	Interrupt Priority Level Select Bit	b2b1b0 0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1 0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4 1 0 1: Level 5 1 1 0: Level 6 1 1 1: Level 7	RW
ILVL1			RW
ILVL2			RW
IR	Interrupt Request Bit	0: requests no interrupt 1: requests an interrupt(1)	RW
POL	Polarity Switch Bit	0: Selects falling edge or "L"(2) 1: Selects rising edge or "H"	RW
LVS	Level Sensitive/Edge Sensitive Switch Bit	0: Edge sensitive 1: Level sensitive(3)	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. The IR bit can be set to only "0" (do not set to "1").
2. Set the POL bit to "0" when a corresponding bit in the IFSR register is set to "1" (both edges).
3. When setting the LVS bit to "1" , set a corresponding bit in the IFSR register to "0" (one edge).

Figure 10.4 Interrupt Control Register (2)

10.6.2.1 ILVL2 to ILVL0 Bits

The ILVL2 to ILVL0 bits determines an interrupt priority level. The higher the interrupt priority level is, the higher interrupt priority is.

When an interrupt request is generated, its interrupt priority level is compared to IPL. This interrupt is acknowledged only when its interrupt priority level is higher than IPL. When the ILVL2 to ILVL0 bits are set to "000_2" (level 0), its interrupt is ignored.

10.6.2.2 IR Bit

The IR bit is automatically set to "1" (interrupt requested) when an interrupt request is generated. The IR bit is automatically set to "0" (no interrupt requested) after an interrupt request is acknowledged and an interrupt routine in the corresponding interrupt vector is executed.

The IR bit can be set to "0" by program. Do not set to "1".

Exit Priority Register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
X	X		X					RLVL	009F16	XXXX 00002

Bit Symbol	Bit Name	Function	RW
RLVL0	Stop/Wait Mode Exit Minimum Interrupt Priority Level Control Bit(1)	b2b1b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
RLVL1			RW
RLVL2			RW
FSIT	High-Speed Interrupt Set Bit(2)	0: Interrupt priority level 7 is used for normal interrupt 1: Interrupt priority level 7 is used for high-speed interrupt	RW
____ (b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_
DMAII	DMA II Select Bit(4)	0: Interrupt priority level 7 is used for interrupt 1: Interrupt priority level 7 is used for DMA II transfer(3)	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. The microcomputer exits stop or wait mode when the requested interrupt priority level is higher than the level set in the RLVL2 to RLVL0 bits. Set the RLVL2 to RLVL0 bits to the same value as IPL in the FLG register.
2. When the FSIT bit is set to "1", an interrupt having the interrupt priority level 7 becomes the high-speed interrupt. In this case, set only one interrupt to the interrupt priority level 7 and the DMAII bit to "0".
3. Set the ILVL2 to ILVL0 bits in the interrupt control register after setting the DMAII bit to "1". Do not change the DMAII bit setting to "0" after setting the DMAII bit to "1". Set the FSIT bit to "0" when the DMAII bit to "1".
4. The DMAII bit becomes indeterminate after reset. To use the DMAII bit for an interrupt setting, set it to "0" before setting the interrupt control register.

Figure 10.5 RLVL Register

10.6.2.3 RLVL2 to RLVL0 Bits

When using an interrupt to exit stop or wait mode, refer to **8.5.2 Wait Mode** and **8.5.3 Stop Mode** for details.

10.6.3 Interrupt Sequence

The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine execution.

When an interrupt request is generated while an instruction is executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, in regards to the SCMPU, SIN, SMOVB, SMOVF, SMOVU, SSTR, SOUT or RMPA instruction, if an interrupt request is generated while executing the instruction, the microcomputer suspends the instruction to start the interrupt sequence.

The interrupt sequence is performed as follows:

(1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 000000_{16} (address 000002_{16} for the high-speed interrupt). Then, the IR bit applicable to the interrupt information is set to "0" (interrupt requested).
(2) The FLG register, prior to an interrupt sequence, is saved to a temporary register(1) within the CPU.
(3) Each bit in the FLG register is set as follows:
- The I flag is set to "0" (interrupt disabled)
- The D flag is set to "0" (single-step disabled)
- The U flag is set to "0" (ISP selected)

(4) A temporary register within the CPU is saved to the stack; or to the SVF register for the high-speed interrupt.
(5) PC is saved to the stack; or to the SVP register for the high-speed interrupt.
(6) The interrupt priority level of the acknowledged interrupt is set in IPL .
(7) A relocatable vector corresponding to the acknowledged interrupt is stored into PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

NOTE:
1. Temporary register cannot be modified by users.

10.6.4 Interrupt Response Time

Figure 10.6 shows an interrupt response time. Interrupt response time is the period between an interrupt generation and the execution of the first instruction in an interrupt routine. Interrupt response time includes the period between an interrupt request generation and the completed execution of an instruction ((a) on Figure 10.6) and the period required to perform an interrupt sequence ((b) on Figure 10.6).



(a) Period between an interrupt request generation and the completed execution of an instruction.
(b) Period required to perform an interrupt sequence.

Figure 10.6 Interrupt Response Time

Time (a) varies depending on an instruction being executed. The DIV, DIVX and DIVU instructions require the longest time (a); 42 cycles when an immediate value or register is set as the divisor.
When the divisor is a value in the memory, the following value is added.

- Normal addressing : 2 + X
- Index addressing : 3 + X
- Indirect addressing : 5 + X + 2Y
- Indirect index addressing : 6 + X + 2Y

X is the number of wait states for a divisor space. Y is the number of wait states for the space that stores indirect addresses. If X and Y are in an odd address or in 8-bit bus space, the X and Y value must be doubled.
Table 10.4 lists time (b), shown Figure 10.6.

Table 10.4 Interrupt Sequence Execution Time

Interrupt	Interrupt Vector Address	16-Bit Bus	8-Bit Bus
Peripheral Function	Even address	14 cycles	16 cycles
	Odd address(1)	16 cycles	16 cycles
INT Instruction	Even address	12 cycles	14 cycles
	Odd address(1)	14 cycles	14 cycles
$\overline{\text{NMI}}$ Watchdog Timer Undefined Instruction Address Match	Even address(2)	13 cycles	15 cycles
Overflow	Even address(2)	14 cycles	16 cycles
BRK Instruction (relocatable vector table)	Even address	17 cycles	19 cycles
	Odd address(1)	19 cycles	19 cycles
BRK Instruction (fixed vector table)	Even address(2)	19 cycles	21 cycles
High-Speed Interrupt	Vector table is internal register	5 cycles	

NOTES:
1. Allocate interrupt vectors in even addresses.
2. Vectors are fixed to even addresses.

10.6.5 IPL Change when Interrupt Request is Acknowledged

When a peripheral function interrupt request is acknowledged, IPL sets the priority level for the acknowledged interrupt.

Software interrupts and special interrupts have no interrupt priority level. If an interrupt request that has no interrupt priority level is acknowledged, the value shown in Table 10.5 is set in IPL as the interrupt priority level.

Table 10.5 Interrupts without Interrupt Priority Levels and IPL

Interrupt Source	Level Set to IPL
Watchdog Timer, $\overline{\text{NMI}}$, Oscillation Stop Detection	7
Reset	0
Software, Address Match	Not changed

10.6.6 Saving a Register

In the interrupt sequence, the FLG register and PC are saved to the stack.

After the FLG register is saved to the stack, 16 high-order bits and 16 low-order bits of PC, extended to 32 bits, are saved to the stack. Figure 10.7 shows stack states before and after an interrupt request is acknowledged.

Other important registers are saved by program at the beginning of an interrupt routine. The PUSHM instruction can save several registers(1) in the register bank used.

Refer to **10.4 High-Speed Interrupt** for the high-speed interrupt.

NOTE:

1. Can be selected from the R0, R1, R2, R3, A0, A1, SB and FB registers.



Figure 10.7 Stack States

10.6.7 Restoration from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC before the interrupt sequence is performed, which have been saved to the stack, are automatically restored. The program, executed before an interrupt request was acknowledged, starts running again. Refer to **10.4 High-Speed Interrupt** for the high-speed interrupt.

Restore registers saved by program in an interrupt routine by the POPM instruction or others before the REIT and FREIT instructions. Register bank is switched back to the bank used prior to the interrupt sequence by the REIT or FREIT instruction.

10.6.8 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

Set the ILVL2 to ILVL0 bits to select the desired priority level for maskable interrupts (peripheral function interrupt).

Priority levels of special interrupts such as reset (reset has the highest priority) and watchdog timer are set by hardware. Figure 10.8 shows priority levels of hardware interrupts.

The interrupt priority does not affect software interrupts. Executing instruction causes the microcomputer to execute an interrupt routine.

Reset > $\overline{\text{NMI}}$ > Oscillation Stop Detection / Watchdog Timer > Peripheral Function > Address Match

Figure 10.8 Interrupt Priority

10.6.9 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are sampled at the same sampling point.

Figure 10.9 shows the interrupt priority level select circuit.



Figure 10.9 Interrupt Priority Level Select Circuit

10.7 $\overline{\text{INT}}$ Interrupt

External input generates the $\overline{\text{INTi}}$ interrupt (i = 0 to 5). The LVS bit in the INTiIC register selects either edge sensitive triggering to generate an interrupt on any edge or level sensitive triggering to generate an interrupt at an applied signal level. The POL bit in the INTiIC register determines the polarity.

For edge sensitive, when the IFSRi bit in the IFSR register is set to "1", an interrupt occurs on both rising and falling edges of the external input. If the IFSRi bit is set to "1", set the POL bit in the corresponding register to "0" (falling edge).

For level sensitive, set the IFSRi bit to "0" (single edge). When the $\overline{\text{INTi}}$ pin input level reaches the level set in the POL bit, the IR bit in the INTiIC register is set to "1". The IR bit remains unchanged even if the $\overline{\text{INTi}}$ pin level is changed. The IR bit is set to "0" when the $\overline{\text{INTi}}$ interrupt is acknowledged or when the IR bit is written to "0" by program.

Figure 10.10 shows the IFSR register.

External Interrupt Request Source Select Register



Symbol	Address	After Reset
IFSR	$031F_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
IFSR0	INT0 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR1	INT1 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR2	INT2 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR3	INT3 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR4	INT4 Interrupt Polarity select bit(1)	0: One edge 1: Both edges	RW
IFSR5	INT5 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR6	UART0, UART3 Interrupt Source Select Bit	0: UART3 bus conflict, start condition detect, stop condition detect 1: UART0 bus conflict, start condition detect, stop condition detect	RW
IFSR7	UART1, UART4 Interrupt Source Select Bit	0: UART4 bus conflict, start condition detect, stop condition detect 1: UART1 bus conflict, start condition detect, stop condition detect	RW

NOTE:
1. Set this bit to "0" to select a level-sensitive triggering.
When setting this bit to "1", set the POL bit in the INTilC register (i = 0 to 5) to "0" (falling edge).

Figure 10.10 IFSR Register

10.8 $\overline{\text{NMI}}$ Interrupt

The $\overline{\text{NMI}}$ interrupt(1) occurs when a signal applied to the $\overline{\text{NMI}}$ pin changes from a high-level ("H") signal to a low-level ("L") signal. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt. Although the P8$_5$/$\overline{\text{NMI}}$ pin is used as the $\overline{\text{NMI}}$ interrupt input pin, the P8_5 bit in the P8 register indicates the input level for this pin.

NOTE:

1. When the $\overline{\text{NMI}}$ interrupt is not used, connect the $\overline{\text{NMI}}$ pin to V_{CC} via a resistor. Because the $\overline{\text{NMI}}$ interrupt cannot be ignored, the pin must be connected.

10.9 Key Input Interrupt

Key input interrupt request is generated when one of the signals applied to the P10$_4$ to P10$_7$ pins in input mode is on the falling edge. The key input interrupt can be also used as key-on wake-up function to exit wait or stop mode. To use the key input interrupt, do not use P10$_4$ to P10$_7$ as A/D input ports. Figure 10.11 shows a block diagram of the key input interrupt. When an "L" signal is applied to any pins in input mode, signals applied to other pins are not detected as an interrupt request signal.

When the PSC_7 bit in the PSC register(2) is set to "1" (key input interrupt disabled), no key input interrupt occurs regardless of interrupt control register settings. When the PSC_7 bit is set to "1", no input from a port pin is available even when in input mode.

NOTE:

2. Refer to **23. Programmable I/O Ports** about the PSC register.



Figure 10.11 Key Input Interrupt

10.10 Address Match Interrupt

The address match interrupt occurs immediately before executing an instruction that is stored into an address indicated by the RMADi register (i=0 to 7). The address match interrupt can be set in eight addresses. The AIERi bit in the AIER register determines whether the interrupt is enabled or disabled. The I flag and IPL do not affect the address match interrupt.

Figure 10.12 shows registers associated with the address match interrupt.

The starting address of an instruction must be set in the RMADi register. The address match interrupt does not occur when a table data or addresses other than the starting address of the instruction is set.

Address Match Interrupt Enable Register



Symbol	Address	After Reset
AIER	0009_{16}	$0000\ 0000_2$

Bit Symbol	Bit Name	Function	RW
AIER0	Address Match Interrupt 0 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER1	Address Match Interrupt 1 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER2	Address Match Interrupt 2 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER3	Address Match Interrupt 3 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER4	Address Match Interrupt 4 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER5	Address Match Interrupt 5 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER6	Address Match Interrupt 6 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW
AIER7	Address Match Interrupt 7 Enable Bit	0: Disables an interrupt 1: Enables an interrupt	RW

Address Match Interrupt Register i (i=0 to 7)



Symbol	Address	After Reset
RMAD0	0012_{16} - 0010_{16}	000000_{16}
RMAD1	0016_{16} - 0014_{16}	000000_{16}
RMAD2	$001A_{16}$ - 0018_{16}	000000_{16}
RMAD3	$001E_{16}$ - $001C_{16}$	000000_{16}
RMAD4	$002A_{16}$ - 0028_{16}	000000_{16}
RMAD5	$002E_{16}$ - $002C_{16}$	000000_{16}
RMAD6	$003A_{16}$ - 0038_{16}	000000_{16}
RMAD7	$003E_{16}$ - $003C_{16}$	000000_{16}

Function	Setting Range	RW
Addressing Register for Address Match Interrupt	000000_{16} to $FFFFFF_{16}$	RW

Figure 10.12 AIER Register and RMAD0 to RMAD7 Registers

10.11 Intelligent I/O Interrupt and CAN Interrupt

The intelligent I/O interrupt and CAN interrupt are assigned to software interrupt numbers 44 to 50, 52 to 54, and 57.

When using the intelligent I/O interrupt or CAN interrupt, set the IRLT bit in the IIOiIE register (i = 0 to 6, 8 to 11) to "1" (interrupt request for interrupt used).

Various interrupt requests cause the intelligent I/O interrupt to occur. When an interrupt request is generated with each intelligent I/O or CAN functions, the corresponding bit in the IIOiIR register is set to "1" (interrupt requested). When the corresponding bit in the IIOiIE register is set to "1" (interrupt enabled), the IR bit in the corresponding IIOiIC register is set to "1" (interrupt requested).

After the IR bit setting changes "0" to "1", the IR bit remains set to "1" when a bit in the IIOiIR register is set to "1" by another interrupt request and the corresponding bit in the IIOiIE register is set to "1".

Bits in the IIOiIR register are not set to "0" automatically, even if an interrupt is acknowledged. Set each bit to "0" by program. If these bit settings are left "1", all generated interrupt requests are ignored.

Figure 10.13 shows a block diagram of the intelligent I/O interrupt and CAN interrupt. Figure 10.14 shows the IIOiIR register. Figure 10.15 shows the IIOiIE register.



Figure 10.13 Intelligent I/O Interrupt and CAN Interrupt

The CANjk (j=0 to 2, k=0 to 2) interrupt and CANn (n=1, 2) wake-up interrupt are provided as the CAN interrupt. The following registers are required for the CAN interrupts:

- Bits 7 in the IIO9IR to IIO11IR registers and bits 7 in the IIO9IE to IIO11IE registers for the CAN00 to CAN02 interrupts.
- Bits 7 in the IIO0IR, IIO1IR and IIO5IR registers and bits 7 in the IIO0IE, IIO1IE and IIO5IE registers for the CAN10 to CAN12 interrupts.
- Bits 7 in the IIO2IR, IIO3IR and IIO6IR registers and bits 7 in the IIO2IE, IIO3IE and IIO6IE registers for the CAN20 to CAN22 interrupts.
- Bit 6 in the IIO5IR register and bit 6 in the IIO5IE register for the CAN1 wake-up interrupt.
- Bit 6 in the IIO6IR register and bit 6 in the IIO6IE register for the CAN2 wake-up interrupt.

The CAN0IC, CAN1IC, CAN3IC, CAN4IC CAN6IC, and CAN7IC registers share addresses with the following registers:

- The CAN0IC register shares an address with the IIO9IC register.
- The CAN1IC register shares an address with the IIO10IC register.
- The CAN3IC register shares an address with the IIO0IC register.
- The CAN4IC register shares an address with the IIO1IC register.
- The CAN6IC register shares an address with the IIO2IC register.
- The CAN7IC register shares an address with the IIO3IC register.

Refer to **22.4 CAN Interrupt** for details.

When using the intelligent I/O interrupt or CAN interrupt to activate DMAC II, set the IRLT bit in the IIOiIE register to "0" (interrupt used for DMAC, DMAC II) to enable the interrupt request that the IIOiIE (i=0 to 6, 8 to 11) register requires.

Interrupt Request Register



Symbol	Address	After Reset
IIO0IR to IIO6IR, IIO8IR to IIO11IR	See below	0000 000X2

Bit Symbol	Function	RW
____ (b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW
____ (b3)	Reserved bit. Set to "0". When read, its content is indeterminate.	RW
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW
(Note 1)	0: requests no interrupt 1: requests an interrupt(2)	RW

NOTES:
1. See table below for bit symbols.
2. Only "0" can be set (nothing is changed even if "1" is set).

Bit Symbols for the Interrupt Request Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IR	00A016	CAN10R	-	SIO0RR	G0RIR	-	TM13R/PO13R	-	-
IIO1IR	00A116	CAN11R	-	SIO0TR	G0TOR	-	TM14R/PO14R	-	-
IIO2IR	00A216	CAN20R	-	SIO1RR	G1RIR	-	TM12R/PO12R	-	-
IIO3IR	00A316	CAN21R	-	SIO1TR	G1TOR	-	TM10R/PO10R	-	-
IIO4IR	00A416	SRT0R	SRT1R	-	BT1R	-	TM17R/PO17R	-	-
IIO5IR	00A516	CAN12R	CAN1WUR	-	-	-	-	-	-
IIO6IR	00A616	CAN22R	CAN2WUR	-	-	-	-	-	-
IIO8IR	00A816	-	-	-	-	-	-	TM11R/PO11R	-
IIO9IR	00A916	CAN00R	-	-	-	-	-	TM15R/PO15R	-
IIO10IR	00AA16	CAN01R	-	-	-	-	-	TM16R/PO16R	-
IIO11IR	00AB16	CAN02R	-	-	-	-	-	-	-

BT1R : Intelligent I/O Base Timer Interrupt Request
TM1jR : Intelligent I/O Time Measurement j Interrupt Request
PO1jR : Intelligent I/O Waveform Generating Function j Interrupt Request
SIOiRR : Intelligent I/O Communication Unit i Receive Interrupt Request
SIOiTR : Intelligent I/O Communication Unit i Transmit Interrupt Request
GiTOR : Intelligent I/O Communication Unit i HDLC Data Processing Function Interrupt Request (TO: Output to Transmit)
GiRIR : Intelligent I/O Communication Unit i HDLC Data Processing Function Interrupt Request (RI: Input to Receive)
SRTiR : Intelligent I/O Special Communication Function Interrupt Request
CANkmR : CANk Communication Function Interrupt Request (k=0 to 2, m=0 to 2)
CANnWUR : CANn Wake-up Interrupt Request (n=1, 2)
- : Reserved Bit. Set to "0".

i=0, 1
j=0 to 7

Figure 10.14 IIO0IR to IIO6IR, IIO8IR to IIO11IR Registers

Interrupt Enable Register

b7	b6	b5	b4	b3	b2	b1	b0
				0			

Symbol	Address	After Reset
IIO0IE to IIO6IE, IIO8IE to IIO11IE	See below	00_{16}

Bit Symbol	Bit Name	Function	RW
IRLT	Interrupt Request Select Bit(2)	0: Interrupt request is used for DMAC, DMAC II 1: Interrupt request is used for interrupt	RW
(Note 1)	———	0: Disables an interrupt by bit 1 in IIOiIR register 1: Enables an interrupt by bit 1 in IIOiIR register	RW
(Note 1)	———	0: Disables an interrupt by bit 2 in IIOiIR register 1: Enables an interrupt by bit 2 in IIOiIR register	RW
——— (b3)	Reserved Bit	Set to "0"	RW
(Note 1)	———	0: Disables an interrupt by bit 4 in IIOiIR register 1: Enables an interrupt by bit 4 in IIOiIR register	RW
(Note 1)	———	0: Disables an interrupt by bit 5 in IIOiIR register 1: Enables an interrupt by bit 5 in IIOiIR register	RW
(Note 1)	———	0: Disables an interrupt by bit 6 in IIOiIR register 1: Enables an interrupt by bit 6 in IIOiIR register	RW
(Note 1)	———	0: Disables an interrupt by bit 7 in IIOiIR register 1: Enables an interrupt by bit 7 in IIOiIR register	RW

NOTES:
1. See table below for bit symbols.
2. If an interrupt request is used for interrupt, set bits 1, 2, 4 to 7 to "1" after the IRLT bit is set to "1".

Bit Symbols for the Interrupt Enable Register

Symbol	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IIO0IE	$00B0_{16}$	CAN10E	-	SIO0RE	G0RIE	-	TM13E/PO13E	-	IRLT
IIO1IE	$00B1_{16}$	CAN11E	-	SIO0TE	G0TOE	-	TM14E/PO14E	-	IRLT
IIO2IE	$00B2_{16}$	CAN20E	-	SIO1RE	G1RIE	-	TM12E/PO12E	-	IRLT
IIO3IE	$00B3_{16}$	CAN21E	-	SIO1TE	G1TOE	-	TM10E/PO10E	-	IRLT
IIO4IE	$00B4_{16}$	SRT0E	SRT1E	-	BT1E	-	TM17E/PO17E	-	IRLT
IIO5IE	$00B5_{16}$	CAN12E	CAN1WUE	-	-	-	-	-	IRLT
IIO6IE	$00B6_{16}$	CAN22E	CAN2WUE	-	-	-	-	-	IRLT
IIO8IE	$00B8_{16}$	-	-	-	-	-	-	TM11E/PO11E	IRLT
IIO9IE	$00B9_{16}$	CAN00E	-	-	-	-	-	TM15E/PO15E	IRLT
IIO10IE	$00BA_{16}$	CAN01E	-	-	-	-	-	TM16E/PO16E	IRLT
IIO11IE	$00BB_{16}$	CAN02E	-	-	-	-	-	-	IRLT

BT1E : Intelligent I/O Base Timer Interrupt Enabled
TM1jE : Intelligent I/O Time Measurement j Interrupt Enabled
PO1jE : Intelligent I/O Waveform Generating Function j Interrupt Enabled
SIOiRE : Intelligent I/O Communication Unit i Receive Interrupt Enabled
SIOiTE : Intelligent I/O Communication Unit i Transmit Interrupt Enabled
GiTOE : Intelligent I/O Communication Unit i HDLC Data Processing Function Interrupt Enabled (TO: Output to Transmit)
GiRIE : Intelligent I/O Communication Unit i HDLC Data Processing Function Interrupt Enabled (RI: Input to Receive)
SRTiE : Intelligent I/O Special Communication Function Interrupt Enabled
CANkmE : CANk Communication Function Interrupt Enabled (k=0 to 2, m=0 to 2)
CANnWUE : CANn Wake-up Interrupt Enabled (n=1, 2)
- : Reserved Bit. Set to "0".

i=0, 1
j=0 to 7

Figure 10.15 IIO0IE to IIO6IE, IIO8IE to IIO11IE Registers

11. Watchdog Timer

The watchdog timer monitors the program executions and detects defective program. It allows the microcomputer to trigger a reset or to generate an interrupt if the program error occurs. The watchdog timer contains a 15-bit counter, which is decremented by the CPU clock that the prescaler divides. The CM06 bit in the CM0 register determines whether a watchdog timer interrupt request or reset is generated if the watchdog timer underflows. The CM06 bit can only be set to "1" (reset). Once the CM06 bit is set to "1", it cannot be changed to "0" (watchdog timer interrupt) by program. The CM06 bit is set to "0" only after reset. When the main clock, on-chip oscillator clock, or PLL clock runs as the CPU clock, the WDC7 bit in the WDC register determine whether the prescaler divides the clock by 16 or by 128. When the sub clock runs as the CPU clock, the prescaler divides the clock by 2 regardless of the WDC7 bit setting. Watchdog timer cycle is calculated as follows. Marginal errors, due to the prescaler, may occur in watchdog timer cycle.

When the main clock, on-chip oscillator clock, or PLL clock is selected as the CPU clock,

$$\text{Watchdog timer cycle} = \frac{\text{Divide-by-16 or -128 prescaler x counter value of watchdog timer (32768)}}{\text{CPU clock}}$$

When the sub clock is selected as the CPU clock,

$$\text{Watchdog timer cycle} = \frac{\text{Divide-by-2 prescaler x counter value of watchdog timer (32768)}}{\text{CPU clock}}$$

For example, if the CPU clock frequency is 30MHz and the prescaler divides it by 16, the watchdog timer cycle is approximately 17.5 ms.

The watchdog timer is reset when the WDTS register is set and when a watchdog timer interrupt request is generated. The prescaler is reset only when the microcomputer is reset. Both watchdog timer and prescaler stop after reset. They begin counting when the WDTS register is set.
The watchdog timer and prescaler stop in stop mode, wait mode and hold state. They resume counting from the value held when the mode or state is exited.
Figure 11.1 shows a block diagram of the watchdog timer. Figure 11.2 shows registers associated with the watchdog timer.



Figure 11.1 Watchdog Timer Block Diagram

Watchdog Timer Control Register

b7	b6	b5	b4	b3	b2	b1	b0
	0						

Symbol	Address	After Reset
WDC	$000F_{16}$	$000X\ XXXX_2$

Bit Symbol	Bit Name	Function	RW
——— (b4 - b0)	High-Order Bit of the Watchdog Timer		RO
WDC5	Cold Start-up/ Warm Start-up Determine Flag(1,2, 3)	0: Cold start-up 1: Warm start-up	RW
——— (b6)	Reserved Bit	Set to "0"	RW
WDC7	Prescaler Select Bit	0: Divide-by-16 1: Divide-by-128	RW

NOTES:
1. The WDC5 bit remains set to "1", regardless of setting to "1" or "0".
2. The WDC5 bit is set to "0" when power is turned on and can be set to "1" by program only.
3. The WDC5 bit maintains a value set before reset, even after reset has been performed.

Watchdog Timer Start Register(1)

b7	b0

Symbol	Address	After Reset
WDTS	$000E_{16}$	Indeterminate

Function	RW
The watchdog timer is reset to start counting by a write instruction to the WDTS register. Default value of the watchdog timer is always set to "$7FFF_{16}$" regardless of the value written.	WO

NOTE:
1. Write the WDTS register after the watchdog timer interrupt is generated.

Figure 11.2 WDC Register and WDTS Register

System Clock Control Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
CM0	0006_{16}	$0000\ 1000_2$

Bit Symbol	Bit Name	Function	RW
CM00	Clock Output Function Select Bit(2)	b1 b0 0 0: I/O port P5$_3$ 0 1: Outputs f$_C$ 1 0: Outputs f$_8$ 1 1: Outputs f$_{32}$	RW
CM01			RW
CM02	In Wait Mode, Peripheral Function Clock Stop Bit(9)	0: Peripheral clock does not stop in wait mode 1: Peripheral clock stops in wait mode(3)	RW
CM03	XCIN-XCOUT Drive Capacity Select Bit(11)	0: Low 1: High	RW
CM04	Port XC Switch Bit	0: I/O port function 1: XCIN-XCOUT oscillation function(4)	RW
CM05	Main Clock (XIN-XOUT) Stop Bit(5, 9)	0: Main clock oscillates 1: Main clock stops(6)	RW
CM06	Watchdog Timer Function Select Bit	0: Watchdog timer interrupt 1: Reset(7)	RW
CM07	CPU Clock Select Bit 0(8, 9, 10)	0: Clock selected by the CM21 bit divided by MCD register setting 1: Sub clock	RW

NOTES:
1. Rewrite the CM0 register after the PRC0 bit in the PRCR register is set to "1" (write enabled).
2. When the PM07 bit in the PM0 register is set to "0" (BCLK output), set the CM01 and CM00 bits to "00_2". When the PM15 and PM14 bits in the PM1 register are set to "01_2" (ALE output to P5$_3$), set the CM01 and CM00 bits to "00_2". When the PM07 bit is set to "1" (function selected in the CM01 and CM00 bits) in microprocessor or memory expansion mode, and the CM01 and CM00 bits are set to "00_2", an "L" signal is output from port P5$_3$ (port P5$_3$ does not function as an I/O port).
3. f$_{C32}$ does not stop running. When the CM02 bit is set to "1", the PLL clock cannot be used in wait mode.
4. When setting the CM04 bit is set to "1", set the PD8_7 and PD8_6 bits in the PD8 register to "00_2" (port P8$_7$ and P8$_6$ in input mode) and the PU25 bit in the PUR2 register to "0" (no pull-up).
5. When entering low-power consumption mode or on-chip oscillator low-power consumption mode, the CM05 bit stops running the main clock. The CM05 bit cannot detect whether the main clock stops or not. To stop running the main clock, set the CM05 bit to "1" after the CM07 bit is set to "1" with a stable sub clock oscillation or after the CM21 bit in the CM2 register is set to "1" (on-chip oscillator clock). When the CM05 bit is set to "1", the clock applied to XOUT becomes "H". The built-in feedback resistor remains ON. XIN is pulled up to XOUT ("H" level) via the feedback resistor.
6. When the CM05 bit is set to "1", the MCD4 to MCD0 bits in the MCD register are set to "01000_2" (divide-by-8 mode). In on-chip oscillation mode, the MCD4 to MCD0 bits are not set to "01000_2" even if the CM05 bit terminates XIN-XOUT.
7. Once the CM06 bit is set to "1", it cannot be set to "0" by program.
8. After the CM04 bit is set to "1" with a stable sub clock oscillation, set the CM07 bit to "1" from "0". After the CM05 bit is set to "0" with a stable main clock oscillation, set the CM07 bit to "0" from "1". Do not set the CM07 bit and CM04 or CM05 bit simultaneously.
9. When the PM21 bit in the PM2 register is set to "1" (clock change disable), the CM02, CM05 and CM07 bits do not change even when written.
10. After the CM07 bit is set to "0", set the PM21 bit to "1".
11. When stop mode is entered, the CM03 bit is set to "1".

Figure 11.3 CM0 Register

11.1 Count Source Protection Mode

In count source protection mode, the on-chip oscillator clock is used as a count source for the watchdog timer. The count source protection mode allows the on-chip oscillator clock to run continuously, maintaining watchdog timer operation even if the program error occurs and the CPU clock stops running.

Follow the procedures below when using this mode.

(1) Set the PRC0 bit in the PRCR register to "1" (write to CM0 register enabled)
(2) Set the PRC1 bit in the PRCR register to "1" (write to PM2 register enabled)
(3) Set the CM06 bit in the CM0 register to "1" (reset when the watchdog timer overflows)
(4) Set the PM22 bit in the PM2 register to "1" (the on-chip oscillator clock as a count source of the watchdog timer)
(5) Set the PRC0 bit to "0" (write to CM0 register disabled)
(6) Set the PRC1 bit to "0" (write to PM2 register disabled)
(7) Write to the WDTS register (the watchdog timer starts counting)

The followings will occur when the PM22 bit is set to "1".

- The on-chip oscillator starts oscillating and the on-chip oscillator clock becomes a count source for the watchdog timer.

$$\text{Watchdog timer cycle} = \frac{\text{Counter value of watchdog timer (32768)}}{\text{On-chip oscillator clock}}$$

- Write to the CM10 bit in the CM1 register is disabled. (The bit setting remains unchanged even if set it to "1". The microcomputer does not enter stop mode.)
- In wait mode or hold state, the watchdog timer continues running. However, the watchdog timer interrupt cannot be used to exit wait mode.

12. DMAC

This microcomputer contains four DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC transmits a 8- or 16-bit data from a source address to a destination address whenever a transmit request occurs. DMA0 and DMA1 must be prioritized if using DMAC. DMA2 and DMA3 share registers required for high-speed interrupts. High-speed interrupts cannot be used when using three or more DMAC channels.

The CPU and DMAC use the same data bus, but DMAC has a higher bus access privilege than the CPU. The cycle-steal method employed on DMAC enables high-speed operation between a transfer request and the complete transmission of 16-bit (word) or 8-bit (byte) data. Figure 12.1 shows a mapping of registers to be used for DMAC. Table 12.1 lists specifications of DMAC. Figures 12.2 to 12.5 show registers associated with DMAC.

Because the registers shown in Figure 12.1 are allocated in the CPU, use the LDC instruction to write to the registers. To set the DCT2, DCT3, DRC2, DRC3, DMA2 and DMA3 registers, set the B flag to "1" (register bank 1) and set the R0 to R3, A0, A1 registers with the MOV instruction.

To set the DSA2 and DSA3 registers, set the B flag to "1" and set the SB and FB registers with the LDC instruction. To set the DRA2 and DRA3 registers, set the SVP and VCT registers with the LDC instruction.



Figure 12.1 Register Mapping for DMAC

DMAC starts a data transfer by setting the DSR bit in the DMiSL register (i=0 to 3) or by using an interrupt request, generated by the functions determined by the DSEL 4 to DSEL0 bits in the DMiSL register, as a DMA request. Unlike interrupt requests, the I flag and interrupt control register do not affect DMA. Therefore, a DMA request can be acknowledged even if an interrupt is disabled and cannot be acknowledged. In addition, the IR bit in the interrupt control register does not change when a DMA request is acknowledged.

Table 12.1 DMAC Specifications

Item		Specification
Channels		4 channels (cycle-steal method)
Transfer Memory Space		• From a desired address in a 16-Mbyte space to a fixed address in a 16-Mbyte space • From a fixed address in a 16-Mbyte space to a desired address in a 16-Mbyte space
Maximum Bytes Transferred		128 Kbytes (when a 16-bit data is transferred) or 64 Kbytes (with an 8-bit data is transferred)
DMA Request Source(1)		Falling edge or both edges of signals applied to the $\overline{INT0}$ to $\overline{INT3}$ pins Timers A0 to A4 interrupt requests Timers B0 to B5 interrupt requests UART0 to UART4 transmit and receive interrupt requests A/D0 conversion interrupt request Intelligent I/O interrupt request CAN interrupt request Software trigger
Channel Priority		DMA0 > DMA1 > DMA2 > DMA3 (DMA0 has highest priority)
Transfer Unit		8 bits, 16 bits
Destination Address		Forward/fixed (forward and fixed directions cannot be specified when specifying source and destination addresses simultaneously)
Transfer Mode	Single Transfer	Transfer is completed when the DCTi register (i = 0 to 3) is set to "0000_{16}"
	Repeat Transfer	When the DCTi register is set to "0000_{16}", the value of the DRCi register is reloaded into the DCTi register and the DMA transfer is continued
DMA Interrupt Request Generation Timing		When the DCTi register changes "0001_{16}" to "0000_{16}"
DMA Startup	Single Transfer	DMA starts when a DMA request is generated after the DCTi register is set to "0001_{16}" or more and the MDi1 and MD0 bits in the DMDj register (j = 0,1) are set to "01_2" (single transfer)
	Repeat Transfer	DMA starts when a DMA request is generated after the DCTi register is set to "0001_{16}" or more and the MDi1 and MDi0 bits are set to "11_2" (repeat transfer)
DMA Stop	Single Transfer	DMA stops when the MDi1 and MDi0 bits are set to "00_2" (DMA disabled) and the DCTi register is set to "0000_{16}" (0 DMA transfer) by DMA transfer or write
	Repeat Transfer	DMA stops when the MDi1 and MDi0 bits are set to "00_2" and the DCTi register is set to "0000_{16}" and the DRCi register set to "0000_{16}"
Reload Timing to the DCTi or DMAi Register		When the DCTi register is set to "0000_{16}" from "0001_{16}" in repeat transfer mode
DMA Transfer Cycles		Minimum 3 cycles between SFRs and internal RAM

NOTE:

1. The IR bit in the interrupt control register does not change when a DMA request is acknowledged.

DMAi Request Source Select Register (i=0 to 3)



Symbol	Address	After Reset
DM0SL to DM3SL	0378_{16}, 0379_{16}, $037A_{16}$, $037B_{16}$	$0X00\ 0000_2$

Bit Symbol	Bit Name	Function	RW
DSEL0	DMA Request Source Select Bit(1)	See Table 12.2 for the DMiSL register (i=0 to 3) function	RW
DSEL1			RW
DSEL2			RW
DSEL3			RW
DSEL4			RW
DSR	Software DMA Request Bit(2)	When a software trigger is selected, a DMA request is generated by setting this bit to "1" (When read, its content is always "0")	RW
——— (b6)	Reserved Bit	When read, its content is indeterminate	RO
DRQ	DMA Request Bit(2, 3)	0: Not requested 1: Requested	RW

NOTES:
1. Change the DSEL4 to DSEL0 bit settings while the MDi1 and MDi0 bits in the DMD0 and DMD1 registers are set to "00_2" (DMA disabled). Also, set the DRQ bit to "1" simultaneously when the DSEL4 to DSEL0 bit settings are changed.
   e.g., MOV.B #083h, DMiSL ; Set timer A0
2. When the DSR bit is set to "1", set the DRQ bit to "1" simultaneously.
   e.g., OR.B #0A0h, DMiSL
3. Do not set the DRQ bit to "0".

Figure 12.2 DM0SL to DM3SL Registers

Table 12.2 DMiSL Register (i = 0 to 3) Function

Setting Value	DMA Request Source			
b4 b3 b2 b1 b0	DMA0	DMA1	DMA2	DMA3
0 0 0 0 0	Software trigger			
0 0 0 0 1	Falling Edge of $\overline{INT0}$	Falling Edge of $\overline{INT1}$	Falling Edge of $\overline{INT2}$	Falling Edge of $\overline{INT3}$(1) (Note 2)
0 0 0 1 0	Both Edges of $\overline{INT0}$	Both Edges of $\overline{INT1}$	Both Edges of $\overline{INT2}$	Both Edges of $\overline{INT3}$(1) (Note 2)
0 0 0 1 1	Timer A0 Interrupt Request			
0 0 1 0 0	Timer A1 Interrupt Request			
0 0 1 0 1	Timer A2 Interrupt Request			
0 0 1 1 0	Timer A3 Interrupt Request			
0 0 1 1 1	Timer A4 Interrupt Request			
0 1 0 0 0	Timer B0 Interrupt Request			
0 1 0 0 1	Timer B1 Interrupt Request			
0 1 0 1 0	Timer B2 Interrupt Request			
0 1 0 1 1	Timer B3 Interrupt Request			
0 1 1 0 0	Timer B4 Interrupt Request			
0 1 1 0 1	Timer B5 Interrupt Request			
0 1 1 1 0	UART0 Transmit Interrupt Request			
0 1 1 1 1	UART0 Receive or ACK Interrupt Request(3)			
1 0 0 0 0	UART1 Transmit Interrupt Request			
1 0 0 0 1	UART1 Receive or ACK Interrupt Request(3)			
1 0 0 1 0	UART2 Transmit Interrupt Request			
1 0 0 1 1	UART2 Receive or ACK Interrupt Request(3)			
1 0 1 0 0	UART3 Transmit Interrupt Request			
1 0 1 0 1	UART3 Receive or ACK Interrupt Request(3)			
1 0 1 1 0	UART4 Transmit Interrupt Request			
1 0 1 1 1	UART4 Receive or ACK Interrupt Request(3)			
1 1 0 0 0	A/D0 Interrupt Request			
1 1 0 0 1	Intelligent I/O Interrupt 0 Request(6)	———	Intelligent I/O Interrupt 2 Request	Intelligent I/O Interrupt 9 Request(4)
1 1 0 1 0	Intelligent I/O Interrupt 1 Request(7)	Intelligent I/O Interrupt 8 Request	Intelligent I/O Interrupt 3 Request	Intelligent I/O Interrupt 10 Request(5)
1 1 0 1 1	Intelligent I/O Interrupt 2 Request(8)	Intelligent I/O Interrupt 9 Request(4)	Intelligent I/O Interrupt 4 Request	CAN Interrupt 2 Request
1 1 1 0 0	Intelligent I/O Interrupt 3 Request(9)	Intelligent I/O Interrupt 10 Request(5)	CAN Interrupt 5 Request	Intelligent I/O Interrupt 0 Request(6)
1 1 1 0 1	Intelligent I/O Interrupt 4 Request	CAN Interrupt 2 Request	CAN Interrupt 8 Request	Intelligent I/O Interrupt 1 Request(7)
1 1 1 1 0	CAN Interrupt 5 Request	Intelligent I/O Interrupt 0 Request(6)	———	Intelligent I/O Interrupt 2 Request(8)
1 1 1 1 1	CAN Interrupt 8 Request	Intelligent I/O Interrupt 1 Request(7)	Intelligent I/O Interrupt 8 Request	Intelligent I/O Interrupt 3 Request(9)

NOTES:
1. If the $\overline{INT3}$ pin is used for data bus in memory expansion mode or microprocessor mode, a DMA3 interrupt request cannot be generated by a signal applied to the $\overline{INT3}$ pin.
2. The falling edge and both edges of signals applied to the $\overline{INTj}$ pin (j=0 to 3) cause a DMA request generation. The $\overline{INT}$ interrupt (the POL bit in the INTjIC register, the LVS bit, the IFSR register) is not affected and vice versa.
3. Use the UkSMR register and UkSMR2 register (k=0 to 4) to switch between the UARTk receive and ACK interrupt as a DMA request source.
   To use the ACK interrupt for a DMA reqest, set the IICM bit in the UkSMR register to "1" and the IICM2 bit in the UkSMR2 register to "0".
4. The same setting is used to generate an intelligent I/O interrupt 9 request and a CAN interrupt 0 request.
5. The same setting is used to generate an intelligent I/O interrupt 10 request and a CAN interrupt 1 request.
6. The same setting is used to generate an intelligent I/O interrupt 0 request and a CAN interrupt 3 request.
7. The same setting is used to generate an intelligent I/O interrupt 1 request and a CAN interrupt 4 request.
8. The same setting is used to generate an intelligent I/O interrupt 2 request and a CAN interrupt 6 request.
9. The same setting is used to generate an intelligent I/O interrupt 3 request and a CAN interrupt 7 request.

DMA Mode Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
DMD0	(CPU Internal Register)	00₁₆

Bit Symbol	Bit Name	Function	RW
MD00	Channel 0 Transfer Mode Select Bit	b1 b0 0 0: DMA disabled 0 1: Single transfer 1 0: Do not set to this value 1 1: Repeat transfer	RW
MD01			RW
BW0	Channel 0 Transfer Unit Select Bit	0: 8 bits 1: 16 bits	RW
RW0	Channel 0 Transfer Direction Select Bit	0: Fixed address to memory (forward direction) 1: Memory (forward direction) to fixed address	RW
MD10	Channel 1 Transfer Mode Select Bit	b5 b4 0 0: DMA disabled 0 1: Single transfer 1 0: Do not set to this value 1 1: Repeat transfer	RW
MD11			RW
BW1	Channel 1 Transfer Unit Select Bit	0: 8 bits 1: 16 bits	RW
RW1	Channel 1 Transfer Direction Select Bit	0: Fixed address to memory (forward direction) 1: Memory (forward direction) to fixed address	RW

NOTE:
1. Use the LDC instruction to set the DMD0 register.

DMA Mode Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
DMD1	(CPU internal register)	00₁₆

Bit Symbol	Bit Name	Function	RW
MD20	Channel 2 Transfer Mode Select Bit	b1 b0 0 0: DMA disabled 0 1: Single transfer 1 0: Do not set to this value 1 1: Repeat transfer	RW
MD21			RW
BW2	Channel 2 Transfer Unit Select Bit	0: 8 bits 1: 16 bits	RW
RW2	Channel 2 Transfer Direction Select Bit	0: Fixed address to memory (forward direction) 1: Memory (forward direction) to fixed address	RW
MD30	Channel 3 Transfer Mode Select Bit	b5 b4 0 0: DMA disabled 0 1: Single transfer 1 0: Do not set to this value 1 1: Repeat transfer	RW
MD31			RW
BW3	Channel 3 Transfer Unit Select Bit	0: 8 bits 1: 16 bits	RW
RW3	Channel 3 Transfer Direction Select Bit	0: Fixed address to memory (forward direction) 1: Memory (forward direction) to fixed address	RW

NOTE:
1. Use the LDC instruction to set the DMD1 register.

Figure 12.3 DMD0 and DMD1 Registers

DMAi Transfer Count Register (i=0 to 3)



Symbol	Address	After Reset
DCT0(2)	(CPU Internal Register)	XXXX16
DCT1(2)	(CPU Internal Register)	XXXX16
DCT2(bank1;R0)(3)	(CPU Internal Register)	000016
DCT3(bank1;R1)(4)	(CPU Internal Register)	000016

Function	Setting Range	RW
Set the number of transfers	0000$_{16}$ to FFFF$_{16}$(1)	RW

NOTES:
1. When the DCTi register is set to "0000$_{16}$", no data transfer occurs regardless of a DMA request.
2. Use the LDC instruction to set the DCT0 and DCT1 registers.
3. To set the DCT2 register, set the B flag in the FLG register to "1" (register bank 1) and set the R0 register. Use the MOV instruction to set the R0 register.
4. To set the DCT3 register, set the B flag to "1" and set R1 register. Use the MOV instruction to set the R1 register.

DMAi Transfer Count Reload Register (i=0 to 3)

Symbol	Address	After Reset
DRC0(1)	(CPU Internal Register)	XXXX16
DRC1(1)	(CPU Internal Register)	XXXX16
DRC2(bank1;R2)(2)	(CPU Internal Register)	0000$_{16}$
DRC3(bank1;R3)(3)	(CPU Internal Register)	0000$_{16}$

Function	Setting Range	RW
Set the number of transfers	0000$_{16}$ to FFFF$_{16}$	RW

NOTES:
1. Use the LDC instruction to set the DRC0 and DRC1 registers.
2. To set the DRC2 register, set the B flag in the FLG register to "1" (register bank 1) and set the R2 register. Use the MOV instruction to set the R2 register.
3. To set the DRC3 register, set the B flag to "1" and set R3 register. Use the MOV instruction to set the R3 register.

Figure 12.4 DCT0 to DCT3 Registers and DRC0 to DRC3 Registers

DMAi Memory Address Register (i=0 to 3)



Symbol	Address	After Reset
DMA0(2)	(CPU Internal Register)	XXXXXX16
DMA1(2)	(CPU Internal Register)	XXXXXX16
DMA2(bank1;A0)(3)	(CPU Internal Register)	000000₁₆
DMA3(bank1;A1)(4)	(CPU Internal Register)	000000₁₆

Function	Setting Range	RW
Set source memory address or destination memory address(1)	000000₁₆ to FFFFFF₁₆ (16-Mbyte space)	RW

NOTES:
1. When the RWk bit (k=0 to 3) in the DMDj register (j=0, 1)is set to "0" (fixed address to memory), a destination address is selected. When the RWk bit is set to "1" (memory to fixed address), a source address is selected.
2. Use the LDC instruction to set the DMA0 and DMA1 registers.
3. To set the DMA2 register, set the B flag in the FLG register to "1" (register bank 1) and set the A0 register. Use the MOV instruction to set the A0 register.
4. To set the DMA3 register, set the B flag to "1" and set the A1 register. Use the MOV instruction to set the A1 register.

DMAi SFR Address Register (i=0 to 3)



Symbol	Address	After Reset
DSA0(2)	(CPU Internal Register)	XXXXXX16
DSA1(2)	(CPU Internal Register)	XXXXXX16
DSA2(bank1;SB)(3)	(CPU Internal Register)	000000₁₆
DSA3(bank1;FB)(4)	(CPU Internal Register)	000000₁₆

Function	Setting Range	RW
Set source fixed address or destination fixed address(1)	000000₁₆ to FFFFFF₁₆ (16-Mbyte space)	RW

NOTES:
1. When the RWk bit (k=0 to 3) in the DMDj register (j=0, 1)is set to "0" (fixed address to memory), a source address is selected. When the RWk bit is set to "1" (memory to fixed address), a destination address is selected.
2. Use the LDC instruction to set the DSA0 and DSA1 registers.
3. To set the DSA2 register, set the B flag in the FLG register to "1" (register bank 1) and the set the SB register. Use the LDC instruction to set the SB register.
4. To set the DSA3 register, set the B flag to "1" and set the FB register. Use the LDC instruction to set the PB register.

DMAi Memory Address Reload Register(1) (i=0 to 3)



Symbol	Address	After Reset
DRA0	(CPU Internal Register)	XXXXXX16
DRA1	(CPU Internal Register)	XXXXXX16
DRA2(SVP)(2)	(CPU Internal Register)	XXXXXX16
DRA3(VCT)(3)	(CPU Internal Register)	XXXXXX16

Function	Setting Range	RW
Set source memory address or destination memory address(1)	000000₁₆ to FFFFFF₁₆ (16-Mbyte space)	RW

NOTES:
1. Use the LDC instruction to set the DRA0 and DRA1 registers.
2. To set the DRA2 register, set the SVP register.
3. To set the DRA3 register, set the VCT register.

Figure 12.5 DMA0 to DMA3 Registers, DSA0 to DSA3 Registers and DRA0 to DRA3 Registers

12.1 Transfer Cycle

Transfer cycle contains a bus cycle to read data from a memory or the SFR area (source read) and a bus cycle to write data to a memory space or the SFR area (destination write). The number of read and write bus cycles depends on source and destination addresses.

12.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus and a source address starting with an odd address, source read cycle is incremented by one bus cycle, compared to a source address starting with an even address.

When a 16-bit data is transferred with a 16-bit data bus and a destination address starting with an odd address, a destination write cycle is incremented by one bus cycle, compared to a destination address starting with an even address.

12.1.2 Effect of Software Wait State

When the SFR area or memory space with software wait states is accessed, the number of CPU clock cycles is incremented by software wait states.

Figure 12.6 shows an example of a transfer cycle for the source-read bus cycle. In Figure 12.6, the number of source-read bus cycles is illustrated under different conditions, provided that the destination address is an address of an external space with the destination-write cycle as two CPU clock cycles (=one bus cycle). In effect, the destination-write bus cycle is also affected by each condition and the transfer cycles change accordingly. To calculate a transfer cycle, apply respective conditions to both destination-write bus cycle and source-read bus cycle.

(1) When 8-bit data is transferred
or when 16-bit data is transferred with a 16-bit data bus from an even source address



(2) When 16-bit data is transferred from an odd source address



(3) When one wait state is inserted into the source-read bus cycle under the conditions in (1)



(4) When one wait state is inserted into the source-read bus cycle under the conditions in (2)



NOTE:
1. The above applies when the destination-write bus cycle is 2 CPU clock cycles (=1 bus cycle). However, if the destination-write bus cycle is pleaced under these conditions, it will change to the same timing as the source-read cycle illustrated above.

Figure 12.6 Transfer Cycle Examples with the Source-Read Bus Cycle

12.2 DMAC Transfer Cycle

The number of DMAC transfer cycle can be calculated as follows.

Any combination of even or odd transfer read and write addresses are possible. Table 12.3 lists the number of DMAC transfer cycles. Table 12.4 lists coefficient j, k.

Transfer cycles per transfer = Number of read cycle x j + Number of write cycle x k

Table 12.3 DMAC Transfer Cycles

Transfer Unit	Bus Width	Access Address	Single-chip Mode	
			Read Cycle	Write Cycle
8-bit Transfer (BWi=0)	16 Bits	Even	1	1
		Odd	1	1
	8 Bits	Even	-	-
		Odd	-	-
16-bit Transfer (BWi=1)	16 Bits	Even	1	1
		Odd	2	2
	8 Bits	Even	-	-
		Odd	-	-

BWi: Bit in the DMDp register (i=0 to 3, p=0, 1)

Table 12.4 Coefficient j, k

Internal space		
Internal ROM or internal RAM with no wait state	Internal ROM or internal RAM with a wait state	SFR area
j = 1 k = 1	j = 2 k = 2	j = 2 k = 2

12.3 Channel Priority and DMA Transfer Timing

When multiple DMA requests are generated in the same sampling period, between the falling edge of the CPU clock and the next falling edge, the DRQ bit in the DMiSL register (i = 0 to 3) is set to "1" (requested) simultaneously. Channel priority in this case is : DMA0 > DMA1 > DMA2 > DMA3.

Figure 12.7 shows an example of the DMA transfer by external source.

In Figure 12.7, the DMA0 request having highest priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, the bus privilege is returned to the CPU. When the CPU has completed one bus access, the DMA1 transfer starts. After one DMA1 transfer is completed, the privilege is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DRQ bit. Therefore, when DMA requests, as DMA1 in Figure 12.7, occur more than once before receiving bus privilege, the DRQ bit is set to "0" as soon as privilege is acquired. The bus privilege is returned to the CPU when one transfer is completed.



Figure 12.7 DMA Transfer by External Source

13. DMAC II

DMAC II performs memory-to-memory transfer, immediate data transfer and calculation transfer, which transfers the sum of two data added by an interrupt request from any peripheral functions.
Table 13.1 lists specifications of DMAC II.

Table 13.1 DMAC II Specifications

Item	Specification
DMAC II Request Source	Interrupt requests generated by all peripheral functions when the ILVL2 to ILVL0 bits are set to "111_2"
Transfer Data	• Data in memory is transferred to memory (memory-to-memory transfer) • Immediate data is transferred to memory (immediate data transfer) • Data in memory (or immediate data) + data in memory are transferred to memory (calculation transfer)
Transfer Block	8 bits or 16 bits
Transfer Space	64-Kbyte space in addresses 00000_{16} to $0FFFF_{16}$(1, 2)
Transfer Direction	Fixed or forward address Selected separately for each source address and destination address
Transfer Mode	Single transfer, burst transfer
Chained Transfer Function	Parameters (transfer count, transfer address and other information) are switched when transfer counter reaches zero
End-of-Transfer Interrupt	Interrupt occurs when a transfer counter reaches zero
Multiple Transfer Function	Multiple data can be transferred by a generated request for one DMAC II transfer

NOTES:
1. When transferring a 16-bit data to destination address $0FFFF_{16}$, it is transferred to $0FFFF_{16}$ and 10000_{16}. The same transfer occurs when the source address is $0FFFF_{16}$.
2. The actual space where transfer can occurs is limited due to internal RAM capacity.

13.1 DMAC II Settings

DMAC II can be made available by setting up the following registers and tables.
- RLVL register
- DMAC II Index
- Interrupt control register of the peripheral function causing a DMAC II request
- The relocatable vector table of the peripheral function causing a DMAC II request
- IRLT bit in the IIOiIE register (i = 0 to 5, 8 to 11) if using the intelligent I/O or CAN interrupt

Refer to **10. Interrupts** for details on the IIOiIE register.

13.1.1 RLVL Register

When the DMAII bit is set to "1" (DMAC II transfer) and the FSIT bit to "0" (normal interrupt), DMAC II is activated by an interrupt request from any peripheral function with the ILVL2 to ILVL0 bits in the interrupt control register set to "111_2" (level 7).
Figure 13.1 shows the RLVL register.

Exit Priority Register



Symbol	Address	After Reset
RLVL	009F16	XXXX 00002

Bit Symbol	Bit Name	Function	RW
RLVL0	Stop/Wait Mode Exit Minimum Interrupt Priority Level Control Bit(1)	b2b1b0 0 0 0 : Level 0 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	RW
RLVL1			RW
RLVL2			RW
FSIT	High-Speed Interrupt Set Bit(2)	0: Interrupt priority level 7 is used for normal interrupt 1: Interrupt priority level 7 is used for high-speed interrupt	RW
____ (b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
DMAII	DMA II Select Bit(4)	0: Interrupt priority level 7 is used for interrupt 1: Interrupt priority level 7 is used for DMA II transfer(3)	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. The microcomputer exits stop or wait mode when the requested interrupt priority level is higher than the level set in the RLVL2 to RLVL0 bits. Set the RLVL2 to RLVL0 bits to the same value as IPL in the FLG register.
2. When the FSIT bit is set to "1", an interrupt having the interrupt priority level 7 becomes the high-speed interrupt. In this case, set only one interrupt to the interrupt priority level 7 and the DMAII bit to "0".
3. Set the ILVL2 to ILVL0 bits in the interrupt control register after setting the DMAII bit to "1". Do not change the DMAII bit setting to "0" after setting the DMAII bit to "1". Set the FSIT bit to "0" when the DMAII bit to "1".
4. The DMAII bit becomes indeterminate after reset. To use the DMAII bit for an interrupt setting, set it to "0" before setting the interrupt control register.

Figure 13.1 RLVL Register

13.1.2 DMAC II Index

The DMAC II index is a data table which comprises 8 to 18 bytes (maximum 32 bytes when the multiple transfer function is selected). The DMAC II index stores parameters for transfer mode, transfer counter, source address (or immediate data), operation address as an address to be calculated, destination address, chained transfer address, and end-of-transfer interrupt address.

This DMAC II index must be located on the RAM area.

Figure 13.2 shows a configuration of the DMAC II index. Table 13.2 lists a configuration of the DMAC II index in transfer mode.



Figure 13.2 DMAC II Index

The followings are details of the DMAC II index. Set these parameters in the specified order listed in Table 13.2, according to DMAC II transfer mode.

- **Transfer mode (MOD)**
  Two-byte data is required to set transfer mode. Figure 13.3 shows a configuration for transfer mode.
- **Transfer counter (COUNT)**
  Two-byte data is required to set the number of transfer.
- **Transfer source address (SADR)**
  Two-byte data is required to set the source memory address or immediate data.
- **Operation address (OADR)**
  Two-byte data is required to set a memory address to be calculated. Set this data only when using the calculation transfer function.
- **Transfer destination address (DADR)**
  Two-byte data is required to set the destination memory address.
- **Chained transfer address (CADR)**
  Four-byte data is required to set the starting address of the DMAC II index for the next transfer. Set this data only when using the chained transfer function.
- **End-of-transfer interrupt address (IADR)**
  Four-byte data is required to set a jump address for end-of-transfer interrupt processing. Set this data only when using the end-of-transfer interrupt.

Table 13.2 DMAC II Index Configuration in Transfer Mode

Transfer Data	Memory-to-Memory Transfer /Immediate Data Transfer				Calculation Transfer				Multiple Transfer
Chained Transfer	Not Used	Used	Not Used	Used	Not Used	Used	Not Used	Used	Not Available
End-of-Transfer Interrupt	Not Used	Not Used	Used	Used	Not Used	Not Used	Used	Used	Not Available
DMAC II Index	MOD COUNT SADR DADR 8 bytes	MOD COUNT SADR DADR CADR0 CADR1 12 bytes	MOD COUNT SADR DADR IADR0 IADR1 12 bytes	MOD COUNT SADR DADR CADR0 CADR1 IADR0 IADR1 16 bytes	MOD COUNT SADR OADR DADR 10 bytes	MOD COUNT SADR OADR DADR CADR0 CADR1 14 bytes	MOD COUNT SADR OADR DADR IADR0 IADR1 14 bytes	MOD COUNT SADR OADR DADR CADR0 CADR1 IADR0 IADR1 18 bytes	MOD COUNT SADR1 DADR1 SADRi DADRi i=1 to 7 max. 32 bytes (when i=7)

Transfer Mode (MOD)(1)

b15 b8 b7 b0

Bit Symbol	Bit Name	Function (MULT=0)	Function (MULT=1)	RW
SIZE	Transfer Unit Select Bit	0: 8 bits 1: 16 bits		RW
IMM	Transfer Data Select Bit	0: Immediate data 1: Memory	Set to "1"	RW
UPDS	Transfer Source Direction Select Bit	0: Fixed address 1: Forward address		RW
UPDD	Transfer Destination Direction Select Bit	0: Fixed address 1: Forward address		RW
OPER/ CNT0(2)	Calculation Transfer Function Select Bit	0: Not used 1: Used	b6 b5 b4 0 0 0: Do not set to this value 0 0 1: Once 0 1 0: Twice : : 1 1 0: 6 times 1 1 1: 7 times	RW
BRST/ CNT1(2)	Burst Transfer Select Bit	0: Single transfer 1: Burst transfer		RW
INTE/ CNT2(2)	End-of-Transfer Interrupt Select Bit	0: Interrupt not used 1: Use interrupt		RW
CHAIN	Chained Transfer Select Bit	0: Chained transfer not used 1: Use chained transfer	Set to "0"	RW
——— (b14 - b8)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.			—
MULT	Multiple Transfer Select Bit	0: Multiple transfer not used	1: Use multiple transfer	RW

NOTES:
1. MOD must be located on the RAM.
2. When the MULT bit is set to "0" (no multiple transfer), bits 6 to 4 becomes the INTE, OPER and BRST bits. When the MULT bit is set to "1" (multiple transfer), bits 6 to 4 becomes the CNT2 to CNT0 bits.

Figure 13.3 MOD

13.1.3 Interrupt Control Register for the Peripheral Function

For the peripheral function interrupt activating DMAC II, set the ILVL2 to ILVL0 bits to "111_2" (level 7).

13.1.4 Relocatable Vector Table for the Peripheral Function

Set the starting address of the DMAC II index in the interrupt vector for the peripheral function interrupt activating DMAC II.

When using the chained transfer, the relocatable vector table must be located in the RAM.

13.1.5 IRLT Bit in the IIOiIE Register (i=0 to 6, 8 to 11)

When the intelligent I/O interrupt or CAN interrupt is used to activate DMAC II, set the IRLT bit in the IIOiIE register of the interrupt to "0".

13.2 DMAC II Performance

Function to activate DMAC II is selected by setting the DMA II bit to "1" (DMAC II transfer). DMAC II is activated by all peripheral function interrupts with the ILVL2 to ILVL0 bits set to "111_2" (level 7). These peripheral function interrupt request signals become DMAC II transfer request signals and the peripheral function interrupt cannot be used.

When an interrupt request is generated by setting the ILVL2 to ILVL0 bits to "111_2" (level 7), DMAC II is activated regardless of what state the I flag and IPL are in.

13.3 Transfer Data

DMAC II transfers 8-bit or 16-bit data.

- Memory-to-memory transfer : Data is transferred from a desired memory location in a 64-Kbyte space (Addresses 00000_{16} to $0FFFF_{16}$) to another desired memory location in the same space.
- Immediate data transfer : Immediate data is transferred to a desired memory location in a 64-Kbyte space.
- Calculation transfer : Two 8-bit or16-bit data are added together and the result is transferred to a desired memory location in a 64-Kbyte space.

When a 16-bit data is transferred to the destination address $0FFFF_{16}$, it is transferred to $0FFFF_{16}$ and 10000_{16}. The same transfer occurs when the source address is $0FFFF_{16}$. Actual transferable space varies depending on the internal RAM capacity.

13.3.1 Memory-to-memory Transfer

Data transfer between any two memory locations can be:

- a transfer from a fixed address to another fixed address
- a transfer from a fixed address to a relocatable address
- a transfer from a relocatable address to a fixed address
- a transfer from a relocatable address to another relocatable address

When a relocatable address is selected, the address is incremented, after a transfer, for the next transfer. In a 8-bit transfer, the transfer address is incremented by one. In a 16-bit transfer, the transfer address is incremented by two.

When a source or destination address exceeds address $0FFFF_{16}$ as a result of address incrementation, the source or destination address returns to address 00000_{16} and continues incrementation. Maintain source and destination address at address $0FFFF_{16}$ or below.

13.3.2 Immediate Data Transfer

DMAC II transfers immediate data to any memory location. A fixed or relocatable address can be selected as the destination address. Store the immediate data into SADR. To transfer an 8-bit immediate data, write the data in the low-order byte of SADR (high-order byte is ignored).

13.3.3 Calculation Transfer

After two memory data or an immediate data and memory data are added together, DMAC II transfers calculated result to any memory location. SADR must have one memory location address to be calculated or immediate data and OADR must have the other memory location address to be calculated. Fixed or relocatable address can be selected as source and destination addresses when using a memory + memory calculation transfer. If the transfer source address is relocatable, the operation address also becomes relocatable. Fixed or relocatable address can be selected as the transfer destination address when using an immediate data + memory calculation transfer.

13.4 Transfer Modes

Single and burst transfers are available. The BRST bit in MOD selects transfer method, either single transfer or burst transfer. COUNT determines how many transfers occur. No transfer occurs when COUNT is set to "0000_{16}".

13.4.1 Single Transfer

For every transfer request source, DMAC II transfers one transfer unit of 8-bit or 16-bit data once. When the source or destination address is relocatable, the address is incremented, after a transfer, for the next transfer.

COUNT is decremented every time a transfer occurs. When using the end-of-transfer interrupt, the interrupt is acknowledged when COUNT reaches "0".

13.4.2 Burst Transfer

For every transfer request source, DMAC II continuously transfers data the number of times determined by COUNT. COUNT is decremented every time a transfer occurs. The burst transfer ends when COUNT reaches "0". The end-of-transfer interrupt is acknowledged when the burst transfer ends if using the end-of-transfer interrupt. All interrupts are ignored while the burst transfer is in progress.

13.5 Multiple Transfer

The MULT bit in MOD selects the multiple transfer. When using the multiple transfer, select the memory-to-memory transfer. One transfer request source initiates multiple transfers. The CNT2 to CNT0 bits in MOD selects the number of transfers from "001_2" (once) to "111_2" (7 times). Do not set the CNT2 to CNT0 bits to "000_2".

The transfer source and destination addresses for each transfer must be allocated alternately in addresses following MOD and COUNT. When the multiple transfer is selected, the calculation transfer, burst transfer, end-of-transfer interrupt and chained transfer cannot be used.

13.6 Chained Transfer

The CHAIN bit in MOD selects the chained transfer.

The following process initiates the chained transfer.

(1) Transfer, caused by a transfer request source, occurs according to the content of the DMAC II index. The vectors of the request source indicates where the DMAC II index is allocated. For each request, the BRST bit selects either single or burst transfer.

(2) When COUNT reaches "0", the contents of CADR1 and CADR0 are written to the vector of the request source. When the INTE bit in MOD is set to "1", the end-of-transfer interrupt is generated simultaneously.

(3) When the next DMAC II transfer request is generated, transfer occurs according to the contents of the DMAC II index indicated by the peripheral function interrupt vector rewritten in (2).

Figure 13.4 shows the relocatable vector and DMACII index when the chained transfer is in progress. For the chained transfer, the relocatable vector table must be located in the RAM.



Figure 13.4 Relocatable Vector and DMAC II Index

13.7 End-of-Transfer Interrupt

The INTE bit in MOD selects the end-of-transfer interrupt. Set the starting address of the end-of-transfer interrupt routine in IADR1 and IADR0. The end-of-transfer interrupt is generated when COUNT reaches "0."

13.8 Execution Time

DMAC II execution cycle is calculated by the following equations:

Multiple transfers: t = 21+ (11 + b + c) x k cycles
Other than multiple transfers: t = 6 + (26 + a + b + c + d) x m + (4 + e) x n cycles

a: If IMM = 0 (source of transfer is immediate data), a = 0;
if IMM = 1 (source of transfer is memory), a = –1
b: If UPDS = 1 (source transfer address is a relocatable address), b = 0;
if UPDS = 0 (source transfer address is a fixed address), b = 1
c: If UPDD = 1 (destination transfer address is a relocatable address), c = 0;
if UPDD = 0 (destination transfer address is a fixed address), c = 1
d: If OPER = 0 (calculation function is not selected), d = 0;
if OPER = 1 (calculation function is selected) and UPDS = 0 (source of transfer is immediate data or fixed address memory), d = 7;
if OPER = 1 (calculation function is selected) and UPDS = 1 (source of transfer is relocatable address memory), d = 8
e: If CHAIN = 0 (chained transfer is not selected), e = 0; if CHAIN = 1 (chained transfer is selected), e = 4
m: BRST = 0 (single transfer), m = 1; BRST = 1 (burst transfer), m = the value set in transfer counter
n: If COUNT = 1, n = 0; if COUNT = 2 or more, n = 1
k: Number of transfers set in the CNT2 to CNT0 bits

The equations above are approximations. The number of cycles may vary depending on CPU state, bus wait state, and DMAC II index allocation.

The first instruction from the end-of-transfer interrupt routine is executed in the eighth cycle after the DMAC II transfer is completed.



Figure 13.5 Transfer Cycle

When an interrupt request as a DMAC II transfer request source and another interrupt request with higher priority (e.g., $\overline{\text{NMI}}$ or watchdog timer) are generated simultaneously, the interrupt with higher priority takes precedence over the DMAC II transfer. The pending DMAC II transfer starts after the interrupt sequence has been completed.

14. Timer

The microcomputer has eleven 16-bit timers. Five timers A and six timers B have different functions. Each timer functions independently. The count source for each timer becomes the clock for timer operations including counting and reloading, etc. Figures 14.1 and 14.2 show block diagrams of timer A and timer B configuration.



Figure 14.1 Timer A Configuration



Figure 14.2 Timer B Configuration

14.1 Timer A

Figure 14.3 shows a block diagram of the timer A. Figures 14.4 to 14.7 show registers associated with the timer A.

The timer A supports the following four modes. Except in event counter mode, all timers A0 to A4 have the same function. The TMOD1 and TMOD0 bits in the TAiMR register (i=0 to 4) determine which mode is used.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts an external pulse or an overflow and underflow of other timers.
- One-shot timer mode: The timer outputs one valid pulse until a counter value reaches "0000$_{16}$".
- Pulse width modulation mode: The timer continuously outputs desired pulse widths.

Table 14.1 lists TAiOUT pin settings when used as an output. Table 14.2 lists TAiIN and TAiOUT pin settings when used as an input.



i=0 to 4
j=i-1, except j=4 if i=0
k=i+1, except k=0 if i=4

NOTES:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. Overflow or underflow signal

TAi	Addresses		TAj	TAk
Timer A0	0347$_{16}$	0346$_{16}$	Timer A4	Timer A1
Timer A1	0349$_{16}$	0348$_{16}$	Timer A0	Timer A2
Timer A2	034B$_{16}$	034A$_{16}$	Timer A1	Timer A3
Timer A3	034D$_{16}$	034C$_{16}$	Timer A2	Timer A4
Timer A4	034F$_{16}$	034E$_{16}$	Timer A3	Timer A0

TCK1 and TCK0, TMOD1 and TMOD0, MR2 and MR1: Bits in the TAiMR register
TAiTGH and TAiTGL: Bits in the ONSF register if i=0 or bits in the TRGSR register if i=1 to 4
TAiS: Bits in the TABSR register
TAiUD: Bits in the UDF register

Figure 14.3 Timer A Block Diagram

Timer Ai Register (i=0 to 4)(1)



Symbol	Address	After Reset
TA0 to TA2	0347$_{16}$-0346$_{16}$, 0349$_{16}$-0348$_{16}$, 034B$_{16}$-034A$_{16}$	Indeterminate
TA3, TA4	034D$_{16}$-034C$_{16}$, 034F$_{16}$-034E$_{16}$	Indeterminate

Mode	Function	Setting Range	RW
Timer Mode	If setting value is *n*, count source is divided by *n+1*.	0000$_{16}$ to FFFF$_{16}$	RW
Event Counter Mode(2)	If setting value is *n*, count source is divided by *FFFF$_{16}$ - n+1* when the counter is incremented and by *n+1* when the counter is decremented.	0000$_{16}$ to FFFF$_{16}$	RW
One-shot Timer Mode(4)	If setting value is *n*, count source is divided by *n*, then stops.	0000$_{16}$ to FFFF$_{16}$(3)	WO
Pulse Width Modulation Mode(5) (16-bit PWM)	If count source frequency is *fj* and setting value of the TAi register is *n*, PWM cycle: *(2^{16}-1) / fj* "H" width of PWM pulse: *n / fj*	0000$_{16}$ to FFFE$_{16}$(3)	WO
Pulse Width Modulation Mode(5) (8-bit PWM)	If count source frequency is *fj*, setting value of high-order bits in the TAi register is *n* and setting value of low-order bits in the TAi register is *m*, PWM cycle: *(2^{8}-1)x(m+1) / fj* "H" width of PWM pulse: *(m+1)n / fj*	00$_{16}$ to FE$_{16}$(3) (High-order address bits) 00$_{16}$ to FF$_{16}$(3) (Low-order address bits)	WO

fj : f_1, f_8, f_{2n}, f_{C32}

NOTES:
1. Use 16-bit data for reading and writing.
2. The TAi register counts how many pulse inputs are provided externally or how many times another timer counter overflows and underflows.
3. Use the MOV instruction to set the TAi register.
4. When the TAi register is set to "0000$_{16}$", the timer counter does not start and the timer Ai interrupt request is not generated.
5. When the TAi register is set to "0000$_{16}$", the pulse width modulator does not operate and the TAi$_{OUT}$ pin is held "L". The TAi interrupt request is also not generated. The same situation occurs in 8-bit pulse width modulator mode if the 8 high-order bits in the TAi register are set to "00$_{16}$".

Figure 14.4 TA0 to TA4 Registers

Timer Ai Mode Register (i=0 to 4)

b7	b6	b5	b4	b3	b2	b1	b0
					0		

Symbol	Address	After Reset
TA0MR to TA4MR	0356_{16}, 0357_{16}, 0358_{16}, 0359_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 0 0: Timer mode 0 1: Event counter mode 1 0: One-shot timer mode 1 1: Pulse width modulation (PWM) mode	RW
TMOD1			RW
____ (b3)	Reserved Bit	Set to "0"	RW
MR1	————	Function varies depending on operating mode	RW
MR2			RW
MR3			RW
TCK0	Count Source Select Bit	Function varies depending on operating mode	RW
TCK1			RW

Count Start Flag

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
TABSR	0340_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA1S	Timer A1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA2S	Timer A2 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA3S	Timer A3 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA4S	Timer A4 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB0S	Timer B0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB1S	Timer B1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB2S	Timer B2 Count Start Flag	0: Stops counting 1: Starts counting	RW

Figure 14.5 TA0MR to TA4MR Registers and TABSR Register

Up/Down Flag(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
UDF	0344₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
TA0UD	Timer A0 Up/Down Flag(2)	0: Decrement 1: Increment	RW
TA1UD	Timer A1 Up/Down Flag(2)	0: Decrement 1: Increment	RW
TA2UD	Timer A2 Up/Down Flag(2)	0: Decrement 1: Increment	RW
TA3UD	Timer A3 Up/Down Flag(2)	0: Decrement 1: Increment	RW
TA4UD	Timer A4 Up/Down Flag(2)	0: Decrement 1: Increment	RW
TA2P	Timer A2 Two-Phase Pulse Signal Processing Function Select Bit(3)	0: Disables two-phase pulse signal processing function 1: Enables two-phase pulse signal processing function	WO
TA3P	Timer A3 Two-Phase Pulse Signal Processing Function Select Bit(3)	0: Disables two-phase pulse signal processing function 1: Enables two-phase pulse signal processing function	WO
TA4P	Timer A4 Two-Phase Pulse Signal Processing Function Select Bit(3)	0: Disables two-phase pulse signal processing function 1: Enables two-phase pulse signal processing function	WO

NOTES:
1. Use the MOV instruction to set the UDF register.
2. This bit is enabled when the MR2 bit in the TAiMR register (i=0 to 4) is set to "0" (the UDF register causes increment/decrement switching) in event counter mode.
3. Set this bit to "0" when not using the two-phase pulse signal processing function.

One-Shot Start Flag

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
ONSF	0342₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
TA0OS	Timer A0 One-Shot Start Flag(1)	0: In an idle state 1: Starts the timer	RW
TA1OS	Timer A1 One-Shot Start Flag(1)	0: In an idle state 1: Starts the timer	RW
TA2OS	Timer A2 One-Shot Start Flag(1)	0: In an idle state 1: Starts the timer	RW
TA3OS	Timer A3 One-Shot Start Flag(1)	0: In an idle state 1: Starts the timer	RW
TA4OS	Timer A4 One-Shot Start Flag(1)	0: In an idle state 1: Starts the timer	RW
TAZIE	Z-Phase Input Enable Bit	0: Disables Z-phase input 1: Enables Z-phase input	RW
TA0TGL	Timer A0 Event/Trigger Select Bit	b7b6 0 0: Selects an input to the TA0IN pin 0 1: Selects TB2 overflows(2) 1 0: Selects TA4 overflows(2) 1 1: Selects TA1 overflows(2)	RW
TA0TGH			RW

NOTES:
1. When read, this bit is set to "0".
2. Overflow or underflow.

Figure 14.6 UDF Register and ONSF Register

Trigger Select Register

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
TRGSR	0343_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
TA1TGL	Timer A1 Event/Trigger Select Bit	b1 b0 0 0: Selects an input to the TA1IN pin 0 1: Selects TB2 overflows(1) 1 0: Selects TA0 overflows(1) 1 1: Selects TA2 overflows(1)	RW
TA1TGH			RW
TA2TGL	Timer A2 Event/Trigger Select Bit	b3 b2 0 0: Selects an input to the TA2IN pin 0 1: Selects TB2 overflows(1) 1 0: Selects TA1 overflows(1) 1 1: Selects TA3 overflows(1)	RW
TA2TGH			RW
TA3TGL	Timer A3 Event/Trigger Select Bit	b5 b4 0 0: Selects an input to the TA3IN pin 0 1: Selects TB2 overflows(1) 1 0: Selects TA2 overflows(1) 1 1: Selects TA4 overflows(1)	RW
TA3TGH			RW
TA4TGL	Timer A4 Event/Trigger Select Bit	b7 b6 0 0: Selects an input to the TA4IN pin 0 1: Selects TB2 overflows(1) 1 0: Selects TA3 overflows(1) 1 1: Selects TA0 overflows(1)	RW
TA4TGH			RW

NOTE:
1. Overflow or underflow.

Count Source Prescaler Register

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset(2)
TCSPR	$035F_{16}$	$0XXX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
CNT0	Divide Ratio Select Bit(1)	If setting value is *n*, f_{2n} is the main clock, on-chip oscillator or PLL clock divided by *2n*. Not divided if *n*=0.	RW
CNT1			RW
CNT2			RW
CNT3			RW
—— (b6 - b4)	Reserved Bit	When read, its content is indeterminate	RO
CST	Operation Enable Bit	0: Stops a divider 1: Starts a divider	RW

NOTES:
1. Set the CST bit to "0" before the CNT3 to CNT0 bits are rewritten.
2. The TCSPR register maintains values set before reset, even after software reset or watchdog timer reset has performed.

Figure 14.7 TRGSR Register and TCSPR Register

Table 14.1 Pin Settings for Output from TAiOUT Pin (i=0 to 4)

Pin	Setting		
	PS1, PS2 Registers	PSL1, PSL2 Registers	PSC Register
P70/TA0OUT(1)	PS1_0= 1	PSL1_0=1	PSC_0= 0
P72/TA1OUT	PS1_2= 1	PSL1_2=1	PSC_2= 0
P74/TA2OUT	PS1_4= 1	PSL1_4=0	PSC_4= 0
P76/TA3OUT	PS1_6= 1	PSL1_6=1	PSC_6= 0
P80/TA4OUT	PS2_0= 1	PSL2_0=0	–

NOTE:

1. P70/TA0OUT is a port for the N-channel open drain output.

Table 14.2 Pin Settings for Input to TAiIN and TAiOUT Pins (i=0 to 4)

Pin	Setting	
	PS1, PS2 Registers	PD7, PD8 Registers
P70/TA0OUT	PS1_0=0	PD7_0=0
P71/TA0IN	PS1_1=0	PD7_1=0
P72/TA1OUT	PS1_2=0	PD7_2=0
P73/TA1IN	PS1_3=0	PD7_3=0
P74TA2OUT	PS1_4=0	PD7_4=0
P75/TA2IN	PS1_5=0	PD7_5=0
P76TA3OUT	PS1_6=0	PD7_6=0
P77/TA3IN	PS1_7=0	PD7_7=0
P80/TA4OUT	PS2_0=0	PD8_0=0
P81/TA4IN	PS2_1=0	PD8_1=0

14.1.1 Timer Mode

In timer mode, the timer counts an internally generated count source (see **Table 14.3**). Figure 14.8 shows the TAiMR register (i=0 to 4) in timer mode.

Table 14.3 Timer Mode Specifications

Item	Specification
Count Source	f_1, f_8, f_{2n}(1), f_{C32}
Counting Operation	• The timer decrements a counter value When the timer counter underflows, content of the reload register is reloaded into the count register and counting resumes.
Divide Ratio	1/(n+1) n: setting value of the TAi register (i=0 to 4) 0000_{16} to $FFFF_{16}$
Counter Start Condition	The TAiS bit in the TABSR register is set to "1" (starts counting)
Counter Stop Condition	The TAiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer counter underflows
TAi_{IN} Pin Function	Programmable I/O port or gate input
TAi_{OUT} Pin Function	Programmable I/O port or pulse output
Read from Timer	The TAi register indicates counter value
Write to Timer	• While the timer counter stops, the value written to the TAi register is also written to both reload register and counter • While counting, the value written to the TAi register is written to the reload register (It is transferred to the counter at the next reload timing)
Selectable Function	• Gate function Input signal to the TAi_{IN} pin determines whether the timer counter starts or stops counting • Pulse output function The polarity of the TAi_{OUT} pin is inversed whenever the timer counter underflows

NOTE:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer Ai Mode Register (i=0 to 4) (Timer Mode)

b7	b6	b5	b4	b3	b2	b1	b0
		0			0	0	0

Symbol	Address	After Reset
TA0MR to TA4MR	0356_{16}, 0357_{16}, 0358_{16}, 0359_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 0 0: Timer mode	RW
TMOD1			RW
____ (b2)	Reserved Bit	Set to "0"	RW
MR1	Gate Function Select Bit	b4b3 0 X: Gate function disabled(1) (TAiIN pin is a programmable I/O pin) 1 0: Timer counts only while the TAiIN pin is held "L" 1 1: Timer counts only while the TAiIN pin is held "H"	RW
MR2			RW
MR3	Set to "0" in timer mode		RW
TCK0	Count Source Select Bit	b7b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(2) 1 1: f_{C32}	RW
TCK1			RW

NOTES:
1. X can be set to either "0" or "1".
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.8 TA0MR to TA4MR Registers

14.1.2 Event Counter Mode

In event counter mode, the timer counts how many external signals are applied or how many times another timer counter overflows and underflows. The timers A2, A3 and A4 can count externally generated two-phase signals. Table 14.4 lists specifications in event counter mode (when not handling a two-phase pulse signal). Table 14.5 lists specifications in event counter mode (when handling a two-phase pulse signal with the timers A2, A3 and A4). Figure 14.9 shows the TAiMR register (i=0 to 4) in event counter mode.

Table 14.4 Event Counter Mode Specifications (When Not Processing Two-phase Pulse Signal)

Item	Specification
Count Source	• External signal applied to the TAiIN pin (i = 0 to 4) (valid edge can be selected by program) • Timer B2 overflow or underflow signal, timer Aj overflow or underflow signal (j=i-1, except j=4 if i=0) and timer Ak overflow or underflow signal (k=i+1, except k=0 if i=4)
Counting Operation	• External signal and program can determine whether the timer increments or decrements a counter value • When the timer counter underflows or overflows, content of the reload register is reloaded into the count register and counting resumes. When the free-running count function is selected, the timer counter continues running without reloading.
Divide Ratio	• $1/(FFFF_{16} - n + 1)$ for counter increment • $1/(n + 1)$ for counter decrement n: setting value of the TAi register 0000_{16} to $FFFF_{16}$
Counter Start Condition	The TAiS bit in the TABSR register is set to "1" (starts counting)
Counter Stop Condition	The TAiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer counter overflows or underflows
TAiIN Pin Function	Programmable I/O port or count source input
TAiOUT Pin Function	Programmable I/O port, pulse output or input selecting a counter increment or decrement
Read from Timer	The TAi register indicates counter value
Write to Timer	• When the timer counter stops, the value written to the TAi register is also written to both reload register and counter • While counting, the value written to the TAi register is written to the reload register (It is transferred to the counter at the next reload timing)
Selectable Function	• Free-running count function Content of the reload register is not reloaded even if the timer counter overflows or underflows • Pulse output function The polarity of the TAiOUT pin is inversed whenever the timer counter overflows or underflows

Table 14.5 Event Counter Mode Specifications (When Processing Two-phase Pulse Signal on Timer A2, A3 and A4)

Item	Specification
Count Source	Two-phase pulse signal applied to the TAiIN and TAiOUT pins (i = 2 to 4)
Counting Operation	• Two-phase pulse signal determines whether the timer increments or decrements a counter value • When the timer counter overflows or underflows, content of the reload register is reloaded into the count register and counting resumes. With the free-running count function, the timer counter continues running without reloading.
Divide Ratio	• *1/(FFFF16 - n + 1)* for counter increment • *1/(n + 1)* for counter decrement *n*: setting value of the TAi register 0000$_{16}$ to FFFF$_{16}$
Counter Start Condition	The TAiS bit in the TABSR register is set to "1" (starts counting)
Counter Stop Condition	The TAiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer counter overflows or underflows
TAiIN Pin Function	Two-phase pulse signal is applied
TAiOUT Pin Function	Two-phase pulse signal is applied
Read from Timer	The TAi register indicates the counter value
Write to Timer	• When the timer counter stops, the value written to the TAi register is also written to both reload register and counter • While counting, the value written to the TAi register is written to the reload register (It is transferred to the counter at the next reload timing)
Selectable Function(1)	• Normal processing operation (the timer A2 and timer A3) While a high-level ("H") signal is applied to the TAjOUT pin (j = 2 or 3), the timer increments a counter value on the rising edge of the TAjIN pin or decrements a counter on the falling edge.  • Multiply-by-4 processing operation (the timer A3 and timer A4) While an "H" signal is applied to the TAkOUT pin (k = 3 or 4) on the rising edge of the TAkIN pin, the timer increments a counter value on the rising and falling edges of the TAkOUT and TAkIN pins. While an "H" signal is applied to the TAkOUT pin on the falling edge of the TAkIN pin, the timer decrements a counter value on the rising and falling edges of the TAkOUT and TAkIN pins. 

NOTE:

1. Only timer A3 operation can be selected. The timer A2 is for the normal processing operation. The timer A4 is for the multiply-by-4 operation.

Timer Ai Mode Register (i=0 to 4) (Event Counter Mode)

b7	b6	b5	b4	b3	b2	b1	b0
		0			0	0	1

Symbol	Address	After Reset
TA0MR to TA4MR	0356_{16}, 0357_{16}, 0358_{16}, 0359_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function (When not processing two-phase pulse signal)	Function (When processing two-phase pulse signal)	RW
TMOD0	Operating Mode Select Bit	b1b0 0 1: Event counter mode(1)		RW
TMOD1				RW
—— (b2)	Reserved Bit	Set to "0"		RW
MR1	Count Polarity Select Bit(2)	0: Counts falling edges of an external signal 1: Counts rising edges of an external signal	Set to "0"	RW
MR2	Increment/Decrement Switching Source Select Bit	0: UDF registser setting 1: Input signal to TAiOUT pin(3)	Set to "1"	RW
MR3	Set to "0" in event counter mode			RW
TCK0	Count Operation Type Select Bit	0: Reloading 1: Free running		RW
TCK1	Two-Phase Pulse Signal Processing Operation Select Bit(4,5)	Set to "0"	0: Normal processing operation 1: Multiply-by-4 processing operation	RW

NOTES:
1. The TAiTGH and TAiTGL bits in the ONSF or TRGSR register determine the count source in the event counter mode.
2. MR1 bit setting is enabled only when counting how many times external signals are applied.
3. The timer decrements a counter value when an "L" signal is applied to the TAiOUT pin and the timer increments a counter value when an "H" signal is applied to the TAiOUT pin.
4. The TCK1 bit is enabled only in the TA3MR register.
5. For two-phase pulse signal processing, set the TAjP bit in the UDF register (j=2 to 4) to "1" (two-phase pulse signal processing function enabled). Also, set the TAjTGH and TAjTGL bits to "00_2" (input to the TAjIN pin).

Figure 14.9 TA0MR to TA4MR Registers

14.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing

Z-phase input resets the timer counter when processing a two-phase pulse signal.

This function can be used in timer A3 event counter mode, two-phase pulse signal processing, free-running count operation type or multiply-by-4 processing. The Z-phase signal is applied to the $\overline{INT2}$ pin. When the TAZIE bit in the ONSF register is set to "1" (Z-phase input enabled), Z-phase input can reset the timer counter. To reset the counter by a Z-phase input, set the TA3 register to "0000_{16}" beforehand.

Z-phase input is enabled when the edge of the signal applied to the $\overline{INT2}$ pin is detected. The POL bit in the INT2IC register can determine edge polarity. The Z-phase must have a pulse width of one timer A3 count source cycle or more . Figure 14.10 shows two-phase pulses (A-phase and B-phase) and the Z-phase.

Z-phase input resets the timer counter in the next count source following Z-phase input. Figure 14.11 shows the counter reset timing.

Timer A3 interrupt request is generated twice continuously when a timer A3 overflow or underflow, and a counter reset by $\overline{INT2}$ input occur at the same time. Do not use the timer A3 interrupt request when this function is used.



Figure 14.10 Two-Phase Pulse (A-phase and B-phase) and Z-phase



Figure 14.11 Counter Reset Timing

14.1.3 One-Shot Timer Mode

In one-shot timer mode, the timer operates only once for each trigger (see **Table 14.6**). Once a trigger occurs, the timer starts and continues operating for a desired period. Figure 14.12 shows the TAiMR register (i=0 to 4) in one-shot timer mode.

Table 14.6 One-Shot Timer Mode Specifications

Item	Specification
Count Source	f_1, f_8, f_{2n}(1), f_{C32}
Counting Operation	• The timer decrements a counter value When the timer counter reaches "0000_{16}", it stops counting after reloading. If a trigger occurs while counting, content of the reload register is reloaded into the count register and counting resumes.
Divide Ratio	*1/n* *n*: setting value of the TAi register (i=0 to 4) 0000_{16} to $FFFF_{16}$, but the timer counter does not run if n=0000_{16}
Counter Start Condition	The TAiS bit in the TABSR register is set to "1" (starts counting) and following triggers occur: • External trigger input is provided • Timer counter overflows or underflows • The TAiOS bit in the ONSF register is set to "1" (timer started)
Counter Stop Condition	• After the timer counter has reached "0000_{16}" and is reloaded • When the TAiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer counter reaches "0000_{16}"
TAiIN Pin Function	Programmable I/O port or trigger input
TAiOUT Pin Function	Programmable I/O port or pulse output
Read from Timer	The value in the TAi register is indeterminate when read
Write to Timer	• When the timer counter stops, the value written to the TAi register is also written to both reload register and counter • While counting, the value written to the TAi register is written to the reload register (It is transferred to the counter at the next reload timing)

NOTE:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer Ai Mode Register (i=0 to 4) (One-Shot Timer Mode)

b7	b6	b5	b4	b3	b2	b1	b0
		0			0	1	0

Symbol	Address	After Reset
TA0MR to TA4MR	0356_{16}, 0357_{16}, 0358_{16}, 0359_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 1 0: One-shot timer mode	RW
TMOD1			RW
——— (b2)	Reserved Bit	Set to "0"	—
MR1	External Trigger Select Bit(1)	0: Falling edge of input signal to TAi_{IN} pin 1: Rising edge of input signal to TAi_{IN} pin	RW
MR2	Trigger Select Bit	0: TAiOS bit setting is enabled 1: Selected by the TAiTGH and TAiTGL bits	RW
MR3	Set to "0" in the one-shot timer mode		RW
TCK0	Count Source Select Bit	b7b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(2) 1 1: f_{C32}	RW
TCK1			RW

NOTES:
1. The MR1 bit setting is enabled only when the TAiTGH and TAiTGL bits in the TRGSR register are set to "00_2" (input to the TAi_{IN} pin). The MR1 bit can be set to either "0" or "1" when the TAiTGH and TAiTGL bits are set to "01_2" (TB2 overflow and underflow), "10_2" (TAi overflow and underflow) or "11_2" (TAi overflow and underflow).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.12 TA0MR to TA4MR Registers

14.1.4 Pulse Width Modulation Mode

In pulse width modulation mode, the timer outputs pulse of desired width continuously (see **Table 14.7**). The timer counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 14.13 shows the TAiMR register (i=0 to 4) in pulse width modulation mode. Figures 14.14 and 14.15 show examples of how a 16-bit pulse width modulator operates and of how an 8-bit pulse width modulator operates.

Table 14.7 Pulse Width Modulation Mode Specifications

Item	Specification
Count Source	f_1, f_8, f_{2n}(1), f_{C32}
Counting Operation	• The timer decrements a counter value (The counter functions as an 8-bit or a 16-bit pulse width modulator) Content of the reload register is reloaded on the rising edge of PWM pulse and counting continues. The timer is not affected by a trigger that is generated during counting.
16-Bit PWM	• "H" width = n / f_j n: setting value of the TAi register 0000$_{16}$ to FFFE$_{16}$ f_j: count source frequency • Cycle = $(2^{16}-1) / f_j$ fixed
8-Bit PWM	• "H" width $= n \times (m+1) / f_j$ • Cycles = $(2^8-1) \times (m+1) / f_j$ m: setting value of low-order bit address of the TAi register 00$_{16}$ to FF$_{16}$ n: setting value of high-order bit address of the TAi register 00$_{16}$ to FE$_{16}$
Counter Start Condition	• External trigger input is provided • Timer counter overflows or underflows • The TAiS bit in the TABSR register is set to "1" (starts counting)
Counter Stop Condition	The TAiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	On the falling edge of the PWM pulse
TAi$_{IN}$ Pin Function	Programmable I/O port or trigger input
TAi$_{OUT}$ Pin Function	Pulse output
Read from Timer	The value in the TAi register is indeterminate when read
Write to Timer	• When the timer counter stops, the value written to the TAi register is also written to both reload register and counter • While counting, the value written to the TAi register is written to the reload register (It is transferred to the counter at the next reload timing)

NOTE:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer Ai Mode Register (i=0 to 4) (Pulse Width Modulator Mode)

b7	b6	b5	b4	b3	b2	b1	b0
					0	1	1

Symbol	Address	After Reset
TA0MR to TA4MR	0356_{16}, 0357_{16}, 0358_{16}, 0359_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 1 1: Pulse width modulation (PWM) mode	RW
TMOD1			RW
____ (b2)	Reserved Bit	Set to "0"	RW
MR1	External Trigger Select Bit(1)	0: Falling edge of input signal to TAiIN pin 1: Rising edge of input signal to TAiIN pin	RW
MR2	Trigger Select Bit	0: TAiS bit setting is enabled 1: Selected by the TAiTGH and TAiTGL bits	RW
MR3	16/8-Bit PWM Mode Select Bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
TCK0	Count Source Select Bit	b7b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(2) 1 1: f_{C32}	RW
TCK1			RW

NOTES:
1. MR1 bit setting is enabled only when the TAiTGH and TAiTGL bits in the TRGSR register are set to "00_2" (input to the TAiIN pin). The MR1 bit can be set to either "0" or "1" when the TAiTGH and TAiTGL bits are set to "01_2" (TB2 overflow and underflow), "10_2" (TAi overflow and underflow) or "11_2" (TAi overflow and underflow).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.13 TA0MR to TA4MR Registers

When the reload register is set to "0003$_{16}$" and an external trigger (on rising edge of a signal applied to the TAiIN pin) is selected



fj : Count source frequency
(f1, f8, f2n(1), fC32)
n=0000$_{16}$ to FFFE$_{16}$
i=0 to 4

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.14 16-bit Pulse Width Modulator Operation

When 8 high-order bits of the reload register are set to "02$_{16}$", 8 low-order bits of the reload register are set to "02$_{16}$" and an external trigger (on falling edge of a signal applied to the TAiIN pin) is selected



fj : Count source frequency
(f1, f8, f2n(3), fC32)
m=00$_{16}$ to FF$_{16}$, n=00$_{16}$ to FE$_{16}$
i=0 to 4

NOTES:
1. 8-bit prescaler counts a count source.
2. 8-bit pulse width modulator counts underflow signals of the 8-bit prescaler.
3. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.15 8-bit Pulse Width Modulator Operation

14.2 Timer B

Figure 14.16 shows a block diagram of the timer B. Figures 14.17 to 14.19 show registers associated with the timer B. The timer B supports the following three modes. The TMOD1 and TMOD0 bits in the TBiMR register (i=0 to 5) determine which mode is used.

- Timer mode : The timer counts an internal count source.
- Event counter mode : The timer counts pulses from an external source or overflow and underflow of another timer.
- Pulse period/pulse width measurement mode : The timer measures pulse period or pulse width of an external signal.

Table 14.8 lists TBiIN pin settings.



TBi	Address		TBj
Timer B0	0351_{16}	0350_{16}	Timer B2
Timer B1	0353_{16}	0352_{16}	Timer B0
Timer B2	0355_{16}	0354_{16}	Timer B1
Timer B3	0311_{16}	0310_{16}	Timer B5
Timer B4	0313_{16}	0312_{16}	Timer B3
Timer B5	0315_{16}	0314_{16}	Timer B4

i=0 to 5
NOTES:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. Overflow signal or underflow signal
3. j=i-1, except j=2 when i=0 j=5 when i=3

TCK1 and TCK0, TMOD1 and TMOD0: Bits in the TBiMR Register
TBiS: Bits in the TABSR and the TBSR Register

Figure 14.16 Timer B Block Diagram

Timer Bi Register(1) (i=0 to 5)



Symbol	Address	After Reset
TB0 to TB2	0351_{16} - 0350_{16}, 0353_{16} - 0352_{16}, 0355_{16} - 0354_{16}	Indeterminate
TB3 to TB5	0311_{16} - 0310_{16}, 0313_{16} - 0312_{16}, 0315_{16} - 0314_{16}	Indeterminate

Mode	Function	Setting Range	RW
Timer Mode	If setting value is *n*, a count source is divided by *n+1*	0000_{16} to $FFFF_{16}$	RW
Event Counter Mode	If setting value is *n*, a count source is divided by *n+1*(2)	0000_{16} to $FFFF_{16}$	RW
Pulse Period/Pulse Width Measurement Mode	A count source is incremented between one valid edge and another valid edge of TBiIN pulse	————	RO

NOTES:
1. Use 16-bit data for reading and writing.
2. The TBi register counts how many pulse are input externally or how many times another timer counter overflows and underflows.

Figure 14.17 TB0 to TB5 Registers

Timer Bi Mode Register (i=0 to 5)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
TB0MR to TB5MR	$035B_{16}$, $035C_{16}$, $035D_{16}$, $031B_{16}$, $031C_{16}$, $031D_{16}$	$00XX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 0 0: Timer mode 0 1: Event counter mode 1 0: Pulse period measurement mode, pulse width measurement mode 1 1: Do not set to this value	RW
TMOD1			RW
MR0	———	Function varies depending on operating mode (1, 2)	RW
MR1			RW
MR2			RW
MR3			RW
TCK0	Count Source Select Bit	Function varies depending on operating mode	RW
TCK1			RW

NOTES:
1. Only MR2 bits in the TB0MR and TB3MR registers are enabled.
2. Nothing is assigned in the MR2 bit in the TB1MR, TB2MR, TB4MR and TB5MR registers. When write, set to "0". When read, its content is indeterminate.

Count Start Flag

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
TABSR	0340_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA1S	Timer A1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA2S	Timer A2 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA3S	Timer A3 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA4S	Timer A4 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB0S	Timer B0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB1S	Timer B1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB2S	Timer B2 Count Start Flag	0: Stops counting 1: Starts counting	RW

Figure 14.18 TB0MR to TB5MR Registers, TABSR Register

Timer B3, B4,B5 Count Start Flag

b7	b6	b5	b4	b3	b2	b1	b0
			X	X	X	X	X

Symbol	Address	After Reset
TBSR	0300_{16}	$000X\ XXXX_2$

Bit Symbol	Bit Name	Function	RW
____ (b4 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
TB3S	Timer B3 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB4S	Timer B4 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB5S	Timer B5 Count Start Flag	0: Stops counting 1: Starts counting	RW

Figure 14.19 TBSR Register

Table 14.8 Settings for the TBiIN Pins (i=0 to 5)

Port Name	Function	Setting	
		PS1, PS3(1) Registers	PD7, PD9(1) Registers
$P9_0$	$TB0_{IN}$	PS3_0=0	PD9_0=0
$P9_1$	$TB1_{IN}$	PS3_1=0	PD9_1=0
$P9_2$	$TB2_{IN}$	PS3_2=0	PD9_2=0
$P9_3$	$TB3_{IN}$	PS3_3=0	PD9_3=0
$P9_4$	$TB4_{IN}$	PS3_4=0	PD9_4=0
$P7_1$	$TB5_{IN}$	PS1_1=0	PD7_1=0

NOTE:
1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

14.2.1 Timer Mode

In timer mode, the timer counts an internally generated count source (see **Table 14.9**). Figure 14.20 shows the TBiMR register (i=0 to 5) in timer mode.

Table 14.9 Timer Mode Specifications

Item	Specification
Count Source	f_1, f_8, f_{2n}(1), f_{C32}
Counting Operation	• The timer decrements a counter value When the timer counter underflows, content of the reload register is reloaded into the count register and counting resumes
Divide Ratio	*1/(n+1)* *n*: setting value of the TBi register (i=0 to 5) 0000$_{16}$ to FFFF$_{16}$
Counter Start Condition	The TBiS bits in the TABSR and TBSR registers are set to "1" (starts counting)
Counter Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	Timer counter underflows
TBiIN Pin Function	Programmable I/O port
Read from Timer	The TBi register indicates counter value
Write to Timer	• When the timer counter stops, the value written to the TBi register is also written to both reload register and counter • While counting, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing)

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer Bi Mode Register (i=0 to 5) (Timer Mode)

b7	b6	b5	b4	b3	b2	b1	b0
		0				0	0

Symbol	Address	After reset
TB0MR to TB5MR	035B$_{16}$, 035C$_{16}$, 035D$_{16}$, 031B$_{16}$, 031C$_{16}$, 031D$_{16}$	00XX 0000$_2$

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 0 0: Timer mode	RW
TMOD1			RW
MR0	Disabled in timer mode. Can be set to "0" or "1".		RW
MR1			RW
MR2	TB0MR, TB3MR registers: Set to "0" in timer mode		RW
	TB1MR, TB2MR TB4MR, TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
MR3	Set to "0" in timer mode		RW
TCK0	Count Source Select Bit	b7 b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(1) 1 1: f_{C32}	RW
TCK1			RW

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.20 TB0MR to TB5MR Registers

14.2.2 Event Counter Mode

In event counter mode, the timer counts how many external signals are applied or how many times another timer overflows and underflows. (See **Table 14.10**) Figure 14.21 shows the TBiMR register (i=0 to 5) in event counter mode.

Table 14.10 Event Counter Mode Specifications

Item	Specification
Count Source	• External signal applied to the TBiIN pin (i = 0 to 5) (valid edge can be selected by program) • TBj overflow or underflow signal (j=i-1, except j=2 when i=0, j=5 when i=3)
Counting Operation	• The timer decrements a counter value When the timer counter underflows, content of the reload register is reloaded into the count register to continue counting
Divide Ratio	$1/(n+1)$ n : setting value of the TBi register 0000$_{16}$ to FFFF$_{16}$
Counter Start Condition	The TBiS bits in the TABSR and TBSR register are set to "1" (starts counting)
Counter Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	The timer counter underflows
TBiIN Pin Function	Programmable I/O port or count source input
Read from Timer	The TBi register indicates counter value
Write to Timer	• When the timer counter stops, the value written to the TBi register is also written to both reload register and counter • While counting, the value written to the TBi register is written to the reload register (It is transferred to the counter at the next reload timing)

Timer Bi Mode Register (i=0 to 5) (Event Counter Mode)

b7	b6	b5	b4	b3	b2	b1	b0
		0				0	1

Symbol	Address	After reset
TB0MR to TB5MR	035B16, 035C16, 035D16, 031B16, 031C16, 031D16	00XX 00002

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 0 1: Event counter mode	RW
TMOD1			RW
MR0	Count Polarity Select Bit(1)	b3b2 0 0: Counts falling edges of external signal 0 1: Counts rising edges of external signal 1 0: Counts falling and rising edges of external signal 1 1: Do not set to this value	RW
MR1			RW
MR2	TB0MR and TB3MR registers: Set to "0" in event counter mode		RW
	TB1MR, TB2MR, TB4MR and TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
MR3	Disabled in event counter mode. When write, set to "0". When read, its content is indeterminate.		—
TCK0	Disabled in event counter mode. Can be set to "0" or "1".		RW
TCK1	Event Clock Select Bit	0: Input signal from the TBiIN pin 1: TBj overflows or underflows(2)	RW

NOTES:
1. MR0 and MR1 bit settings are enabled when the TCK1 bit is set to "0". The MR1 bit can be set to either "0" or "1", when the TCK1 bit is set to "1".
2. j=i-1, except j=2 when i=0 and j=5 when i=3.

Figure 14.21 TB0MR to TB5MR Registers

14.2.3 Pulse Period/Pulse Width Measurement Mode

In pulse period/pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. (See **Table 14.11**) Figure 14.22 shows the TBiMR register (i=0 to 5) in pulse period/pulse width measurement mode. Figure 14.23 shows an operation example in pulse period measurement mode. Figure 14.24 shows an operation example in the pulse width measurement mode.

Table 14.11 Pulse Period/Pulse Width Measurement Mode Specifications

Item	Specification
Count Source	f_1, f_8, f_{2n}(3), f_{C32}
Counting Operation	• The timer increments a counter value Counter value is transferred to the reload register on the valid edge of a pulse to be measured. It is set to "0000_{16}" and the timer continues counting
Counter Start Condition	The TBiS bits (i=0 to 5) in the TABSR and TBSR register are set to "1" (starts counting)
Counter Stop Condition	The TBiS bit is set to "0" (stops counting)
Interrupt Request Generation Timing	• On the valid edge of a pulse to be measured(1) • The timer counter overflows The MR3 bit in the TBiMR register is set to "1" (overflow) simultaneously. When the TBiS bit is set to "1" (start counting) and the next count source is counted after setting the MR3 bit to "1" (overflow), the MR3 bit can be set to "0" (no overflow) by writing to the TBiMR register.
TBiIN Pin Function	Input for a pulse to be measured
Read from Timer	The TBi register indicates reload register values (measurement results)(2)
Write to Timer	Value written to the TBi register can be written to neither reload register nor counter

NOTES:

1. No interrupt request is generated when the pulse to be measured is on the first valid edge after the timer has started counting.
2. The TBi register is in an indeterminate state until the pulse to be measured is on the second valid edge after the timer has started counting.
3. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer Bi Mode Register (i=0 to 5)
(Pulse Period / Pulse Width Measurement Mode)

b7	b6	b5	b4	b3	b2	b1	b0
						1	0

Symbol	Address	After reset
TB0MR to TB5MR	$035B_{16}$, $035C_{16}$, $035D_{16}$, $031B_{16}$, $031C_{16}$, $031D_{16}$	$00XX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	b1b0 1 0: Pulse period measurement mode, Pulse width measurement mode	RW
TMOD1			RW
MR0	Measurement Mode Select Bit(1)	b3b2 0 0: Pulse period measurement 1 0 1: Pulse period measurement 2 1 0: Pulse width measurement 1 1: Do not set to this value	RW
MR1			RW
MR2	TB0MR, TB3MR registers: Set to "0" in pulse period/pulse width measurement mode		RW
	TB1MR, TB2MR TB4MR, TB5MR registers: Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
MR3	Timer Bi Overflow Flag(2)	0: No overflow 1: Overflow	RO
TCK0	Count Source Select Bit	b7b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(3) 1 1: f_{C32}	RW
TCK1			RW

NOTES:
1. The MR1 and MR0 bits selects the following measurements.
   Pulse period measurement 1 (the MR1 and MR0 bits are set to "00_2") :
   Measures between the falling edge and the next falling edge of a pulse to be measured
   Pulse period measurement 2 (the MR1 and MR0 bits are set to "01_2") :
   Measures between the rising edge and the next rising edge of a pulse to be measured
   Pulse width measurement (the MR1 and MR0 bits are set to "10_2") :
   Measures between a falling edge and the next rising edge of a pulse to be measured and between the rising edge and the next falling edge of a pulse to be measured
2. The MR3 bit is indeterminate when reset.
   To set the MR3 bit to "0", se the TBiMR register after the MR3 bit is set to "1" and one or more cycles of the count source are counted, while the TBiS bits in the TABSR and TBSR registers are set to "1" (starts counting).
   The MR3 bit cannot be set to "1" by program.
3. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 14.22 TB0MR to TB5MR Registers



i=0 to 5
NOTES:
1. The counter is reset when a measurement is completed.
2. The timer counter overflows.

Figure 14.23 Operation Example in Pulse Period Measurement Mode



i=0 to 5
NOTES:
1. The counter is reset when a measurement is completed.
2. The timer counter overflows.

Figure 14.24 Operation Example in Pulse Width Measurement Mode

15. Three-Phase Motor Control Timer Functions

Three-phase motor driving waveform can be output by using the timers A1, A2, A4 and B2. Table 15.1 lists specifications of the three-phase motor control timer functions. Table 15.2 lists pin settings. Figure 15.1 shows a block diagram. Figures 15.2 to 15.7 show registers associated with the three-phase motor control timer functions.

Table 15.1 Three-Phase Motor Control Timer Functions Specification

Item	Specification
Three-Phase Waveform Output Pin	Six pins (U, $\overline{U}$, V, $\overline{V}$, W, $\overline{W}$)
Forced Cutoff(1)	Apply a low-level ("L") signal to the $\overline{NMI}$ pin
Timers to be Used	Timer A4, A1, A2 (used in one-shot timer mode): Timer A4: U- and $\overline{U}$-phase waveform control Timer A1: V- and $\overline{V}$-phase waveform control Timer A2: W- and $\overline{W}$-phase waveform control Timer B2 (used in timer mode): Carrier wave cycle control Dead time timer (three 8-bit timers share reload register): Dead time control
Output Waveform	Triangular wave modulation, Sawtooth wave modulation Can output a high-level waveform or a low-level waveform for one cycle; Can set positive-phase level and negative-phase level separately
Carrier Wave Cycle	Triangular wave modulation: *count source* x *(m+1)* x *2* Sawtooth wave modulation: *count source* x *(m+1)* *m*: setting value of the TB2 register, 0000_{16} to $FFFF_{16}$ Count source: f_1, f_8, f_{2n}(2), f_{c32}
Three-Phase PWM Output Width	Triangular wave modulation: *count source* x *n* x *2* Sawtooth wave modulation: *count source* x *n* *n*: setting value of the TA4, TA1 and TA2 register (of the TA4, TA41, TA1, TA11, TA2 and TA21 registers when setting the INV11 bit to "1"), 0001_{16} to $FFFF_{16}$ Count source: f_1, f_8, f_{2n}(2), f_{c32}
Dead Time	*Count source* x *p*, or no dead time *p*: setting value of the DTT register, 01_{16} to FF_{16} Count source: f_1, or f_1 divided by 2
Active Level	Selected from a high level ("H") or low level ("L")
Positive- and Negative-Phase Concurrent Active Disable Function	Positive and negative-phases concurrent active disable function Positive and negative-phases concurrent active detect function
Interrupt Frequency	For the timer B2 interrupt, one carrier wave cycle-to-cycle basis through 15 time- carrier wave cycle-to-cycle basis can be selected

NOTES:

1. Forced cutoff by the signal applied to the $\overline{NMI}$ pin is available when the INV02 bit is set to "1" (three-phase motor control timer functions) and the INV03 bit is set to "1" (three-phase motor control timer output enabled).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 15.2 Pin Settings

Pin	Setting		
	PS1, PS2 Registers(1)	PSL1, PSL2 Registers	PSC Register
P72/V	PS1_2 =1	PSL1_2 =0	PSC_2 =1
P73/$\overline{V}$	PS1_3 =1	PSL1_3 =1	PSC_3 =0
P74/W	PS1_4 =1	PSL1_4 =1	PSC_4 =0
P75/$\overline{W}$	PS1_5 =1	PSL1_5 =0	——
P80/U	PS2_0 =1	PSL2_0 =1	——
P81/$\overline{U}$	PS2_1 =1	PSL2_1 =0	——

NOTE:
1. Set the PS1_5 to PS1_2 bits and PS2_1 and PS2_0 bits in the PS1 and PS2 registers to "1" after the INV02 bit is set to "1".



Figure 15.1 Three-Phase Motor Control Timer Functions Block Diagram

Three-Phase PWM Control Register 0(1)



Symbol	Address	After Reset
INVC0	030816	0016

Bit Symbol	Bit Name	Function	RW
INV00	Interrupt Enable Output Polarity Select Bit(3)	0: The ICTB2 counter is incremented by one on the rising edge of the timer A1 reload control signal 1: The ICTB2 counter is incremented by one on the falling edge of the timer A1 reload control signal	RW
INV01	Interrupt Enable Output Specification Bit(2, 3)	0: ICTB2 counter is incremented by one when timer B2 counter underflows 1: Selected by the INV00 bit	RW
INV02	Mode Select Bit(4, 5, 6)	0: No three-phase control timer function 1: Three-phase control timer function	RW
INV03	Output Control Bit(6, 7)	0: Disables three-phase control timer output 1: Enables three-phase control timer output	RW
INV04	Positive and Negative-Phases Concurrent Active Disable Function Enable Bit	0: Enables concurrent active output 1: Disables concurrent active output	RW
INV05	Positive and Negative-Phases Concurrent Active Output Detect Flag(8)	0: Not detected 1: Detected	RW
INV06	Modulation Mode Select(9, 10)	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode	RW
INV07	Software Trigger Select	Transfer trigger is generated when the INV07 bit is set to "1". Trigger to the dead time timer is also generated when setting the INV06 bit to "1". Its value is "0" when read.	RW

NOTES:

1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to "1" (write enabled). Rewrite the INV02 to INV00 and INV06 bits when the timers A1,A2, A4 and B2 stop.
2. Set the INV01 bit to "1" after setting the ICTB2 register.
3. The INV01 and INV00 bit settings are enabled only when the INV11 bit in the INVC1 register is set to "1" (three-phase mode 1). The ICTB2 counter is incremented by one every time the timer B2 counter underflows, regardless of INV01 and INV00bit settings, when the INV11 bit is set to "0" (three-phase mode). When setting the INV01 bit to "1", set the timer A1 count start flag before the first timer B2 counter underflows. When the INV00 bit is set to "1", the first interrupt is generated when the timer B2 counter underflows *n-1* times, if *n* is the value set in the ICTB2 counter. Subsequent interrupts are generated every *n* times the timer B2 counter underflows.
4. Set the INV02 bit to "1" to operate the dead time timer, U-, V-and W-phase output control circuits and ICTB2 counter.
5. Set pins after the INV02 bit is set to "1". See Table 16.2 for pin settings.
6. When the INV02 bit is set to "1" and the INV03 bit to "0", the U, $\overline{U}$, V, $\overline{V}$, W and $\overline{W}$ pins, including pins shared with other output functions, are all placed in high-impedance states.
7. The INV03 bit is set to "0" when the followings occurs :
   - Reset
   - A concurrent active state occurs while the INV04 bit is set to "1"
   - The INV03 bit is set to "0" by program
   - An "H" signal applied to the $\overline{NMI}$ pin changes to an "L" signal
8. The INV05 bit can not be set to "1" by program. Set the INV04 bit to "0", as well, when setting the INV05 bit to "0".
9. The following table describes how the INV06 bit setting works.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing to Transfer from the IDB0 and IDB1 Registers to Three-Phase Output Shift Register	Transferred once by generating a transfer trigger after setting the IDB0 and IDB1 registers	Transferred every time a transfer trigger is generated
Timing to Trigger the Dead Time Timer when the INV16 Bit=0	On the falling edge of a one-shot pulse of the timer A1, A2 or A4	By a transfer trigger, or the falling edge of a one-shot pulse of the timer A1, A2 or A4
INV13 Bit	Enabled when the INV11 bit=1 and the INV06 bit=0	Disabled

Transfer trigger : Timer B2 counter underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1

10. When the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and the PWCON bit in the TB2SC register to "0" (timer B2 counter underflows).

Figure 15.2 INVC0 Register

Three-Phase PWM Control Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	After Reset
0								INVC1	0309_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
INV10	Timer A1, A2 and A4 Start Trigger Select Bit	0: Timer B2 counter underflows 1: Timer B2 counter underflows and write to the TB2 register	RW
INV11	Timer A1-1, A2-1 and A4-1 Control Bit(2, 3)	0: Three-phase mode 0 1: Three-phase mode 1	RW
INV12	Dead Time Timer Count Source Select Bit	0: f_1 1: f_1 divided-by-2	RW
INV13	Carrier Wave Detect Flag(4)	0: Timer A1 reload control signal is "0" 1: Timer A1 reload control signal is "1"	RO
INV14	Output Polarity Control Bit	0: Active "L" of an output waveform 1: Active "H" of an output waveform	RW
INV15	Dead Time Disable Bit	0: Enables dead time 1: Disables dead time	RW
INV16	Dead Time Timer Trigger Select Bit	0: Falling edge of a one-shot pulse of the timer A1, A2 and A4(5) 1: Rising edge of the three-phase output shift register (U-, V-, W-phase)	RW
—— (b7)	Reserved Bit	Set to "0"	RW

NOTES:

1. Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to "1" (write enabled). The timers A1, A2, A4, and B2 must be stopped during rewrite.
2. The following table lists how the INV11 bit setting works.

Item	INV11 = 0	INV11 = 1
Mode	Three-phase mode 0	Three-phase mode 1
TA11, TA21 and TA41 Registers	Not used	Used
INV01 and INV00 Bit in the INVC0 Register	Disabled. The ICTB2 counter is incremented whenever the timer B2 counter underflows	Enabled
INV13 Bit	Disabled	Enabled when INV11=1 and INV06=0

3. When the INV06 bit in the INVC0 registser is set to "1" (sawtooth wave modulation mode), set the INV11 bit to "0". Also, when the INV11 bit is set to "0", set the PWCON bit in the TB2SC register to "0" (Timer B2 counter underflows).
4. The INV13 bit setting is enabled only when the INV06 bit is set to "0" (Triangular wave modulation mode) and the INV11 bit to "1".
5. If the following conditions are all met, set the INV16 bit to "1".
   - The INV15 bit is set to "0"
   - The Dij bit (i=U, V or W, j=0, 1) and DiBj bit always have different values when the INV03 bit in the INVC0 register is set to "1". (The positive-phase and negative-phase outputs always provide opposite level signals.)

   If the above conditions are not met, set the INV16 bit to "0".

Figure 15.3 INVC1 Register

Three-Phase Output Buffer Register i(1) (i=0, 1)



Symbol	Address	After Reset
IDB0, IDB1	030A16, 030B16	XX11 11112

Bit Symbol	Bit Name	Function	RW
DUi	U-Phase Output Buffer i	Write output level 0: Active level 1: Inactive level When read, the value of the three-phase shift register is read.	RW
DUBi	$\overline{U}$-Phase Output Buffer i		RW
DVi	V-Phase Output Buffer i		RW
DVBi	$\overline{V}$-Phase Output Buffer i		RW
DWi	W-Phase Output Buffer i		RW
DWBi	$\overline{W}$-Phase Output Buffer i		RW
—— (b7 - b6)	Reserved Bit	When read, its content is indeterminate	RO

NOTE:
1. Values of the IDB0 and IDB1 registers are transferred to the three-phase output shift register by a transfer trigger.
After the transfer trigger occurs, the values written in the IDB0 register determine each phase output signal level first. Then the value written in the IDB1 register on the falling edge of the timers A1, A2 and A4 one-shot pulse determines each phase output signal level.

Dead Time Timer(1, 2)



Symbol	Address	After Reset
DTT	030C16	Indeterminate

Function	Setting Range	RW
If setting value is *n*, the timer stops when counting *n* times a count source selected by the INV12 bit after start trigger occurs. Positive or negative phase, which changes from inactive level to active level, shifts when the dead time timer stops.	1 to 255	WO

NOTES:
1. Use the MOV instruction to set the DTT register.
2. The DTT register setting is enabled when the INV15 bit in the INVC1 register is set to "0" (dead time enabled). No dead time can be set when the INV15 bit is set to "1" (dead time disabled). The INV06 bit in the INVC0 register determines start trigger of the DTT register.

Figure 15.4 IDB0 and IDB1 registers, DTT Register

Timer B2 Interrupt Generation Frequency Set Counter(1, 2, 3)



Symbol	Address	After Reset
ICTB2	030D16	Indeterminate

Function	Setting Range	RW
When the INV01 bit is set to "0" (the ICTB2 counter increments whenever the timer B2 counter underflows) and the setting value is *n*, the timer B2 interrupt is generated every *n*th time timer B2 counter underflow occurs. When the INV01 bit is set to "1" (the INV00 bit selects count timing of the ICTB2 counter) and setting value is *n*, the timer B2 interrupt is generated every *n*th time timer B2 counter underflow meeting the condition selected in the INV00 bit occurs.	1 to 15	WO
Nothing is assigned. When write, set to "0".		—

NOTES:
1. Use the MOV instruction to set the ICTB2 register.
2. If the INV01 bit in the INVC0 register is set to "1", set the ICTB2 register in the TABSR register when the TB2S bit is set to "0" (timer B2 counter stopped).
   If the INV01 bit is set to "0" and the TB2S bit to "1" (timer B2 counter start), do not set the ICTB2 register when the timer B2 counter underflows.
3. If the INV00 bit in the INVC0 register is set to "1", the first interrupt is generated when the timer B2 counter underflows *n-1* times, *n* being the value set in the ICTB2 counter. Subsequent interrupts are generated every *n* times the timer B2 counter underflows.

Timer Ai, Ai-1 Register (i=1, 2, 4)(1, 2, 3, 4, 5, 6)



Symbol	Address	After Reset
TA1, TA2, TA4	034916 - 034816, 034B16 - 034A16, 034F16 - 034E16	Indeterminate
TA11, TA21, TA41	030316 - 030216, 030516 - 030416, 030716 - 030616	Indeterminate

Function	Setting Range	RW
If setting value is *n*, the timer stops when the *n*th count source is counted after a start trigger is generated. Positive phase changes to negative phase, and vice versa, when the timers A1, A2 and A4 stop.	000016 to FFFF16	WO

NOTES:
1. Use a 16-bit data for read and write.
2. If the TAi or TAi1 register is set to "000016", no counter starts and no timer Ai interrupt is generated.
3. Use the MOV instruction to set the TAi and TAi1 registers.
4. When the INV15 bit in the INVC1 register is set to "0" (dead timer enabled), phase switches from an inactive level to an active level when the dead time timer stops.
5. When the INV11 bit in the INVC1 register is set to "0" (three-phase mode 0), the value of the TAi register is transferred to the reload register by a timer Ai start trigger.
   When the INV11 bit is set to "1" (three-phase mode 1), the value of the TAi1 register is first transferred to the reload register by a timer Ai start trigger. Then, the value of the TAi register is transferred by the next trigger. The values of the TAi1 and TAi registers are transferred alternately to the reload register with every timer Ai start trigger.
6. Do not write to these registers when the timer B2 counter underflows.

Timer B2 Special Mode Register



Symbol	Address	After Reset
TB2SC	035E16	XXXX XXX02

Bit Symbol	Bit Name	Function	RW
PWCON	Timer B2 Reload Timing Switching Bit(1)	0: Timer B2 counter underflows 1: Timer A output in odd-number times	RW
Nothing is assigned. When write, set to "0". When read, its content is "0."			—

NOTE:
1. Set the PWCON bit to "0" when setting the INV11 bit to "0" (three-phase mode 0) or the INV06 bit to "1" (sawtooth wave modulation mode).

Figure 15.5 ICTB2 Register, TA1, TA2, TA4, TA11, TA21, and TA41 Registers, TB2SC Register

Timer B2 Register(1)



Symbol	Address	After Reset
TB2	0355$_{16}$ - 0354$_{16}$	Indeterminate

Function	Setting Range	RW
If setting value is *n*, count source is divided by *n*+1. The timers A1, A2, and A4 start every time an underflow occurs.	0000$_{16}$ to FFFF$_{16}$	RW

NOTE:
1. Use a 16-bit data for read and write.

Trigger Select Register



Symbol	Address	After Reset
TRGSR	0343$_{16}$	00$_{16}$

Bit Symbol	Bit Name	Function	RW
TA1TGL	Timer A1 Event/Trigger Select Bit	Set to "01$_2$" (TB2 underflow) before using a V-phase output control circuit	RW
TA1TGH			RW
TA2TGL	Timer A2 Event/Trigger Select Bit	Set to "01$_2$" (TB2 underflow) before using a W-phase output control circuit	RW
TA2TGH			RW
TA3TGL	Timer A3 Event/Trigger Select Bit	b5b4 0 0: Selects an input to the TA3IN pin 0 1: Selects TB2 overflow(1) 1 0: Selects TA2 overflow(1) 1 1: Selects TA4 overflow(1)	RW
TA3TGH			RW
TA4TGL	Timer A4 Event/Trigger Select Bit	Set to "01$_2$" (TB2 underflow) before using a U-phase output control circuit	RW
TA4TGH			RW

NOTE:
1. Overflow or underflow.

Count Start Flag



Symbol	Address	After Reset
TABSR	0340$_{16}$	00$_{16}$

Bit Symbol	Bit Name	Function	RW
TA0S	Timer A0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA1S	Timer A1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA2S	Timer A2 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA3S	Timer A3 Count Start Flag	0: Stops counting 1: Starts counting	RW
TA4S	Timer A4 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB0S	Timer B0 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB1S	Timer B1 Count Start Flag	0: Stops counting 1: Starts counting	RW
TB2S	Timer B2 Count Start Flag	0: Stops counting 1: Starts counting	RW

Figure 15.6 TB2, TRGSR, and TABSR Registers

Timer Ai Mode Register (i=1, 2, 4)

b7	b6	b5	b4	b3	b2	b1	b0
		0	1	0	0	1	0

Symbol	Address	After Reset
TA1MR, TA2MR, TA4MR	0357_{16}, 0358_{16}, $035A_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	Set to "10_2" (one-shot timer mode) when using the three-phase motor control timer function	RW
TMOD1			RW
MR0	Reserved Bit	Set to "0"	RW
MR1	External Trigger Select Bit	Set to "0" when using the three-phase motor control timer function	RW
MR2	Trigger Select Bit	Set to "1" (selected by the TRGSR register) when using the three-phase motor control timer function	RW
MR3	Set to "0" with the three-phase motor control timer function		RW
TCK0	Count Source Select Bit	b7 b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(1) 1 1: f_{C32}	RW
TCK1			RW

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Timer B2 Mode Register

b7	b6	b5	b4	b3	b2	b1	b0
		X	0	0	0	0	0

Symbol	Address	After Reset
TB2MR	$035D_{16}$	$00XX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
TMOD0	Operating Mode Select Bit	Set to "00_2" (timer mode) when using the three-phase motor control timer function	RW
TMOD1			
MR0	Disabled when using the three-phase motor control timer function. When write, set to "0". When read, its content is indeterminate.		—
MR1			
MR2	Set to "0" when using three-phase motor control timer function		RW
MR3	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		RW
TCK0	Count Source Select Bit	b7 b6 0 0: f_1 0 1: f_8 1 0: f_{2n}(1) 1 1: f_{C32}	RW
TCK1			RW

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 15.7 TA1MR, TA2MR, and TA4MR Registers, TB2MR Register

The three-phase motor control timer function is available by setting the INV02 bit in the INVC0 register to "1". The timer B2 is used for carrier wave control and the timers A1, A2, A4 for three-phase PWM output (U, $\overline{U}$, V, $\overline{V}$, W, $\overline{W}$) control. An exclusive dead time timer controls dead time. Figure 15.8 shows an example of the triangular modulation waveform. Figure 15.9 shows an example of the sawtooth modulation waveform.

Triangular waveform as a Carrier Wave



INV00, INV01: Bits in INVC0 register
INV11, INV14: Bits in INVC1 register

NOTES:
1. Internal signals. See Figure 15.1.
2. Applies only when the INV11 bit is set to "1" (three-phase mode).

The above applies to INVC0 = 00XX11XX$_2$ and INVC1 = 010XXXX0$_2$ (X varies depending on individual system.)
Examples of PWM output change are

(a) When INV11=1 (three-phase mode 1)
- INV01=0 and ICTB2=2$_{16}$ (The timer B2 interrupt is generated with every second timer B2 underflow) or INV01=1, INV00=1and ICTB2=1$_{16}$ (The timer B2 interrupt is generated on the falling edge of the timer A reload control signal)
- Default value of the timer: TA41=$\overline{m}$, TA4=m
  The TA4 and TA41 registers are changed whenever the timer B2 interrupt is generated.
  First time: TA41=$\overline{n}$, TA4:=n.
  Second time: TA41=$\overline{p}$, TA4=p.
- Default value of the IDB0 and IDB1 registers
  DU0=1, DUB0=0, DU1=0, DUB1=1
  They are changed to DU0=1, DUB0=0, DU1=1, DUB1=0 by the third timer B2 interrupt.

(b) When INV11=0 (three-phase mode 0)
- INV01=0, ICTB2=1$_{16}$ (The timer B2 interrupt is generated whenever the timer B2 underflows)
- Default value of the timer: TA4=$\overline{m}$
  The TA4 register is changed whenever the timer B2 interrupt is generated.
  First time: TA4=m. Second time: TA4=$\overline{n}$.
  Third time: TA4=n. Fourth time: TA=$\overline{p}$.
  Fifth time: TA4=p.
- Default value of the IDB0 and IDB1 registers:
  DU0=1, DUB0=0, DU1=0, DUB1=1
  They are changed to DU0=1, DUB0=0, DU1=1, DUB1=0 by the sixth timer B2 interrupt.

Figure 15.8 Triangular Wave Modulation Operation



INV14: Bits in INVC1 register

NOTE:

1. Internal signals. See Figure 15.1.

The above applies to INVC0 = 01XX110X2 and INVC1 = 000XXX002 (X varies depending on individual system.)
The examples of PWM output change are

- Default value of the IDB0 and IDB1 registers: DU0=0, DUB0=1, DU1=1, DUB1=1
  They are changed to DU0=1, DUB0=0, DU1=1, DUB1=1 by the timer B2 interrupt.

Figure 15.9 Sawtooth Wave Modulation Operation

16. Serial I/O

Serial I/O consists of five channels (UART0 to UART4).

Each UARTi (i=0 to 4) has an exclusive timer to generate the transfer clock and operates independently.

Figure 16.1 shows a UARTi block diagram.

UARTi supports the following modes :

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I^2C mode)
- Special mode 2
- Special mode 3 (Clock-divided synchronous function, GCI mode)
- Special mode 4 (Bus conflict detect function, IE mode)
- Special mode 5 (SIM mode)

Figures 16.2 to 16.9 show registers associated with UARTi.

Refer to the tables listing each mode for register and pin settings.



Figure 16.1 UARTi Block Diagram

UARTi Transmit Buffer Register (i=0 to 4)(1)



Symbol	Address	After Reset
U0TB to U2TB	036B16-036A16, 02EB16-02EA16, 033B16-033A16	Indeterminate
U3TB, U4TB	032B16-032A16, 02FB16-02FA16	Indeterminate

Bit Symbol	Function	RW
____ (b7 - b0)	Transmit data (D7 to D0)	WO
____ (b8)	Transmit data (D8)	WO
____ (b15 - b9)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.	—

NOTE:
1. Use the MOV instruction to set the UiTB register.

UARTi Receive Buffer Register (i=0 to 4)



Symbol	Address	After Reset
U0RB to U2RB	036F16 - 036E16, 02EF16 - 02EE16, 033F16 - 033E16	Indeterminate
U3RB, U4RB	032F16 - 032E16, 02FF16 - 02FE16	Indeterminate

Bit Symbol	Bit Name	Function	RW
____ (b7 - b0)	——	Received data (D7 to D0)	RO
____ (b8)	——	Received data (D8)	RO
____ (b10 - b9)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
ABT	Arbitration Lost Detect Flag(1)	0: Not detected (win) 1: Detected (lose)	RW
OER	Overrun Error Flag(2)	0: No overrun error occurs 1: Overrun error occurs	RO
FER	Framing Error Flag(2, 3)	0: No framing error occurs 1: Framing error occurs	RO
PER	Parity Error Flag(2, 3)	0: No parity error occurs 1: Parity error occurs	RO
SUM	Error Sum Flag(2, 3)	0: No error occurs 1: Error occurs	RO

NOTES:
1. The ABT bit can be set to "0" only.
2. When the SMD2 to SMD0 bits in the UiMR register are set to "0002" (serial I/O disable) or the RE bit in the UiC1 register is set to "0" (receive disable), the OER, FER, PER and SUM bits are set to "0".
   When all OER, FER and PER bits are set to "0", the SUM bit is set to "0".
   Also, the FER and PER bits are set to "0" by reading low-order bits in the UiRB register.
3. These error flags are disabled when the SMD2 to SMD0 bits are set to "0012" (clock synchronous serial I/O mode) or to "0102" (I^2C mode). When read, the contents are indeterminate.

Figure 16.2 U0TB to U4TB Registers and U0RB to U4RB Registers

UARTi Bit Rate Register (i=0 to 4)(1, 2, 3)

b7 b0

Symbol	Address	After Reset
U0BRG to U4BRG	0369_{16}, $02E9_{16}$, 0339_{16}, 0329_{16}, $02F9_{16}$	Indeterminate

Function	Setting Range	RW
If the setting value is *m*, the UiBRG register divides a count source by *m+1*	00_{16} to FF_{16}	WO

NOTES:
1. Use the MOV instruction to set the UiBRG register.
2. Set the UiBRG register while no data transfer occurs.
3. Set the CLK1 and CLK0 bits in the UiC0 register, and then the UiBRG register.

UARTi Transmit/Receive Mode Register (i=0 to 4)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
U0MR to U4MR	0368_{16}, $02E8_{16}$, 0338_{16}, 0328_{16}, $02F8_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
SMD0	Serial I/O Mode Select Bit	b2 b1 b0 0 0 0: Serial I/O disabled 0 0 1: Clock synchronous serial I/O mode 0 1 0: I^2C mode 1 0 0: UART mode, 7-bit transfer data 1 0 1: UART mode, 8-bit transfer data 1 1 0: UART mode, 9-bit transfer data Do not set value other than the above	RW
SMD1			RW
SMD2			RW
CKDIR	Internal/External Clock Select Bit	0: Internal clock 1: External clock	RW
STPS	Stop Bit Length Select Bit	0: 1 stop bit 1: 2 stop bits	RW
PRY	Odd/Even Parity Select Bit	Enables when PRYE = 1 0: Odd parity 1: Even parity	RW
PRYE	Parity Enable Bit	0: Disables a parity 1: Enables a parity	RW
IOPOL	TxD,RxD Input/Output Polarity Switch Bit	0: Not inversed 1: Inverse	RW

Figure 16.3 U0BRG to U4BRG Registers and U0MR to U4MR Registers

UARTi Transmit/Receive Control Register 0 (i=0 to 4)



Symbol	Address	After Reset
U0C0 to U4C0	$036C_{16}$, $02EC_{16}$, $033C_{16}$, $032C_{16}$, $02FC_{16}$	$0000\ 1000_2$

Bit Symbol	Bit Name	Function	RW
CLK0	UiBRG Count Source Select Bit(4)	b1 b0 0 0: Selects f_1 0 1: Selects f_8 1 0: Selects f_{2n}(2) 1 1: Do not set to this value	RW
CLK1			RW
CRS	$\overline{CST}$/$\overline{RTS}$ Function Select Bit	Enabled when CRD=0 0: Selects $\overline{CTS}$ function 1: Selects $\overline{RTS}$ function	RW
TXEPT	Transmit Register Empty Flag	0: Data in the transmit register (during transmission) 1: No data in the transmit register (transmission is completed)	RO
CRD	$\overline{CTS}$/$\overline{RTS}$ Disable Bit	0: Enables $\overline{CTS}$/$\overline{RTS}$ function 1: Disables $\overline{CTS}$/$\overline{RTS}$ function	RW
NCH	Data Output Select Bit(1)	0: TxDi/SDAi and SCLi are ports for the CMOS output 1: TxDi/SDAi and SCLi are ports for the N-channel open drain output	RW
CKPOL	CLK Polarity Select Bit	0: Data is transmitted on the falling edge of the transfer clock and data is received on the rising edge 1: Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge	RW
UFORM	Transfer Format Select Bit(3)	0: LSB first 1: MSB first	RW

NOTES:
1. $P7_0$/TxD2 and $P7_1$/SCL2 are ports for the N-channel open drain output, but not for the CMOS output.
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
3. The UFORM bit setting is enabled when the SMD2 to SMD0 bits in the UiMR register are set to "001_2" (clock syncronous serial I/O mode) or "101_2" (UART mode, 8-bit transfer data).
   Set the UFORM bit to "1" when setting the SMD2 to SMD0 bits to"010_2" (I^2C mode), or to "0" when setting them to "100_2" (UART mode, 7-bit transfer data) or "110_2" (UART mode, 9-bit transfer data).
4. Set the UiBRG register after the CLK1 and CLK0 bit settings are changed.

Figure 16.4 U0C0 to U4C0 Registers

UARTi Transmit/Receive Control Register 1 (i=0 to 4)



Symbol	Address	After Reset
U0C1 to U4C1	$036D_{16}$, $02ED_{16}$, $033D_{16}$, $032D_{16}$, $02FD_{16}$	$0000\ 0010_2$

Bit Symbol	Bit Name	Function	RW
TE	Transmit Enable Bit	0: Transmit disabled 1: Transmit enabled	RW
TI	Transmit Buffer Empty Flag	0: Data in the UiTB register 1: No data in the UiTB register	RO
RE	Receive Enable Bit	0: Receive disabled 1: Receive enabled	RW
RI	Receive Complete Flag	0: No data in the UiRB register 1: Data in the UiRB register	RO
UiIRS	UARTi Transmit Interrupt Cause Select Bit	0: No data in the UiTB register (TI = 1) 1: Transmission is completed (TXEPT = 1)	RW
UiRRM	UARTi Continuous Receive Mode Enable Bit	0: Disables continuous receive mode to be entered 1: Enables continuous receive mode to be entered	RW
UiLCH	Data Logic Select Bit(2)	0: Not inversed 1: Inverse	RW
SCLKSTPB /UiERE	Clock-Divided Synchronous Stop Bit / Error Signal Output Enable Bit(1)	Clock-divided synchronous stop bit (special mode 3) 0: Stops synchronizing 1: Starts synchronizing Error signal output enable bit (special mode 5) 0: Not output 1: Output	RW

NOTES:
1. Set the SCLKSTPB/UiERE bit after setting the SMD2 to SMD0 bits in the UiMR register.
2. The UiLCH bit setting is enabled when setting the SMD2 to SMD0 bits to "001_2" (clock syncronous serial I/O mode), "100_2" (UART mode, 7-bit transfer data) or "101_2" (UART mode, 8-bit transfer data). Set the UiLCH bit to "0" when setting the SMD2 to SMD0 bits to"010_2" (I^2C mode) or "110_2" (UART mode, 9-bit transfer data).

UARTi Special Mode Register (i=0 to 4)



Symbol	Address	After Reset
U0SMR to U4SMR	0367_{16}, $02E7_{16}$, 0337_{16}, 0327_{16}, $02F7_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
IICM	I^2C Mode Select Bit	0: Except I^2C mode 1: I^2C mode	RW
ABC	Arbitration Lost Detect Flag Control Bit	0: Update per bit 1: Update per byte	RW
BBS	Bus Busy Flag	0: Stop condition detected 1: Start condition detected (Busy)	RW(1)
LSYN	SCLL Sync Output Enable Bit	0: Disabled 1: Enabled	RW
ABSCS	Bus Conflict Detect Sampling Clock Select Bit	0: Rising edge of transfer clock 1: Timer Aj underflow(j=0 to 4)(2)	RW
ACSE	Auto Clear Function Select Bit for Transmit Enable Bit	0: No auto clear function 1: Auto clear at bus conflict	RW
SSS	Transmit Start Condition Select Bit	0: Not related to RxDi 1: Synchronized with RxDi	RW
SCLKDIV	Clock Divide Synchronous Bit	(Note 3)	RW

NOTES:
1. The BBS bit is set to "0" by program. It is unchanged if set to "1".
2. UART0: timer A3 underflow signal, UART1: timer A4 underflow signal, UART2: timer A0 underflow signal, UART3: timer A3 underflow signal, UART4: timer A4 underflow signal.
3. Refer to notes for the SU1HIM bit in the UiSMR2 register.

Figure 16.5 U0C1 to U4C1 Registers and U0SMR to U4SMR Registers

UARTi Special Mode Register 2 (i=0 to 4)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
U0SMR2 to U4SMR2	0366_{16}, $02E6_{16}$, 0336_{16}, 0326_{16}, $02F6_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
IICM2	I^2C Mode Select Bit 2	(Note 1)	RW
CSC	Clock Synchronous Bit	0: Disabled 1: Enabled	RW
SWC	SCL Wait Output Bit	0: Disabled 1: Enabled	RW
ALS	SDA Output Stop Bit	0: Output 1: No output	RW
STC	UARTi Initialize Bit	0: Disabled 1: Enabled	RW
SWC2	SCL Wait Output Bit 2	0: Transfer clock 1: "L" output	RW
SDHI	SDA Output Inhibit Bit	0: Output 1: No output (high-impedance)	RW
SU1HIM	External Clock Synchronous Enable Bit	(Note 2)	RW

NOTES:
1. Refer to **Table 16.14**.
2. The external clock synchronous function can be selected by combining the SU1HIM bit and the SCLKDIV bit in the UiSMR register.

SCLKDIV bit in the UiSMR Register	SU1HIM bit in the UiSMR2 Register	External Clock Synchronous Function Selection
0	0	No synchronization
0	1	Same division as the external clock
1	0 or 1	External clock divided by 2

Figure 16.6 U0SMR2 to U4SMR2 Registers

UARTi Special Mode Register 3 (i=0 to 4)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
U0SMR3 to U4SMR3	0365_{16}, $02E5_{16}$, 0335_{16}, 0325_{16}, $02F5_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
SSE	$\overline{SS}$ Pin Function Enable Bit(1)	0: Disables $\overline{SS}$ pin function 1: Enables $\overline{SS}$ pin function	RW
CKPH	Clock Phase Set Bit	0: No clock delay 1: Clock delay	RW
DINC	Serial Input Port Set Bit	0: Selects the TxDi and RxDi pins (master mode) 1: Selects the STxDi and SRxDi pins (slave mode)	RW
NODC	Clock Output Select Bit	0: CMOS output 1: N-channel open drain output	RW
ERR	Fault Error Flag(2)	0: No error 1: Error	RW
DL0	SDAi Digital Delay Time Set Bit(3, 4)	b7 b6 b5 000: No delay 001: 1-to-2 cycles of BRG count source 010: 2-to-3 cycles of BRG count source 011: 3-to-4 cycles of BRG count source 100: 4-to-5 cycles of BRG count source 101: 5-to-6 cycles of BRG count source 110: 6-to-7 cycles of BRG count source 111: 7-to-8 cycles of BRG count source	RW
DL1			RW
DL2			RW

NOTES:
1. Set the $\overline{SS}$ pin after the CRD bit in the UiC0 register is set to "1" ($\overline{CTS}/\overline{RTS}$ function disabled).
2. The ERR bit is set to "0" by program. It is unchanged if set to "1".
3. Digital delay is generated from a SDAi output by the DL2 to DL0 bits in I^2C mode. Set these bits to "000_2" (no delay) except in the I^2C mode.
4. When the external clock is selected, approximately 100ns delay is added.

Figure 16.7 U0SMR3 to U4SMR3 Registers

UARTi Special Mode Register 4 (i=0 to 4)



Symbol	Address	After Reset
U0SMR4 to U4SMR4	0364_{16}, $02E4_{16}$, 0334_{16}, 0324_{16}, $02F4_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
STAREQ	Start Condition Generate Bit(1)	0: Clear 1: Start	RW
RSTAREQ	Restart Condition Generate Bit(1)	0: Clear 1: Start	RW
STPREQ	Stop Condition Generate Bit(1)	0: Clear 1: Start	RW
STSPSEL	SCL, SDA Output Select Bit	0: Selects the serial I/O circuit 1: Selects the start/stop condition generating circuit	RW
ACKD	ACK Data Bit	0: ACK 1: NACK	RW
ACKC	ACK Data Output Enable Bit	0: Serial I/O data output 1: ACK data output	RW
SCLHI	SCL Output Stop Enable Bit	0: Disabled 1: Enabled	RW
SWC9	SCL Wait Output Bit 3	0: SCL "L" hold disabled 1: SCL "L" hold enabled	RW

NOTE:
1. When each condition is generated, the STAREQ, RSTAREQ, or STPREQ bit is set to "0". When a condition generation is incompleted, the bit remains unchanged as "1".

Figure 16.8 U0SMR4 to U4SMR4 Registers

External Interrupt Request Source Select Register



Symbol	Address	After Reset
IFSR	$031F_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
IFSR0	INT0 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR1	INT1 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR2	INT2 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR3	INT3 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR4	INT4 Interrupt Polarity select bit(1)	0: One edge 1: Both edges	RW
IFSR5	INT5 Interrupt Polarity Select Bit(1)	0: One edge 1: Both edges	RW
IFSR6	UART0, UART3 Interrupt Source Select Bit	0: UART3 bus conflict, start condition detect, stop condition detect 1: UART0 bus conflict, start condition detect, stop condition detect	RW
IFSR7	UART1, UART4 Interrupt Source Select Bit	0: UART4 bus conflict, start condition detect, stop condition detect 1: UART1 bus conflict, start condition detect, stop condition detect	RW

NOTE:
1. Set this bit to "0" to select a level-sensitive triggering.
When setting this bit to "1", set the POL bit in the INTiIC register (i = 0 to 5) to "0" (falling edge).

Figure 16.9 IFSR Register

16.1 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received with the transfer clock. Table 16.1 lists specifications of clock synchronous serial I/O mode. Table 16.2 lists register settings. Tables 16.3 to 16.5 list pin settings. When UARTi (i=0 to 4) operating mode is selected, the TxDi pin outputs a high-level ("H") signal before transfer starts (the TxDi pin is in a high-impedance state when the N-channel open drain output is selected). Figure 16.10 shows transmit and receive timings in clock synchronous serial I/O mode.

Table 16.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock	• The CKDIR bit in the UiMR register (i=0 to 4) is set to "0" (internal clock selected): $\frac{fj}{2(m+1)}$ fj=f1, f8, f2n(1) m :setting value of the UiBRG register, 00$_{16}$ to FF$_{16}$ • The CKDIR bit is set to "1" (external clock selected) : an input from the CLKi pin
Transmit/Receive Control	Selected from the $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function or $\overline{\text{CTS}}$/$\overline{\text{RTS}}$ function disabled
Transmit Start Condition	To start transmitting, the following requirements must be met(2): - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the TI bit in the UiC1 register to "0" (data in the UiTB register) - Apply a low-level ("L") signal to the $\overline{\text{CTSi}}$ pin when the $\overline{\text{CTS}}$ function is selected
Receive Start Condition	To start receiving, the following requirements must be met(2): - Set the RE bit in the UiC1 register to "1" (receive enabled) - Set the TE bit to "1" (transmit enabled) - Set the TI bit to "0" (data in the UiTB register)
Interrupt Request Generation Timing	• While transmitting, the following conditions can be selected: - The UiIRS bit in the UiC1 register is set to "0" (no data in the transmit buffer): when data is transferred from the UiTB register to the UARTi transmit register (transfer started) - The UiIRS bit is set to "1" (transmission completed): when a data transfer from the UARTi transmit register is completed • While receiving When data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detection	Overrun error(3) This error occurs when the seventh bit of the next received data is read before reading the UiRB register
Selectable Function	• CLK polarity Selectable from the rising edge or falling edge of the transfer clock at transferred data output or input timing • LSB first or MSB first Selectable from data transmission or reception in either bit 0 or in bit 7 • Continuous receive mode Data can be received simultaneously by reading the UiRB register • Serial data logic inverse This function inverses transmitted/received data logically

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. To start transmission/reception when selecting the external clock, these conditions must be met after the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and data is received on the rising edge) and the CLKi pin is held "H", or when the CKPOL bit is set to "1" (data is transmitted on the rising edge of the transfer clock and data is received on the falling edge) and the CLKi pin is held "L".
3. If an overrun error occurs, the UiRB register is indeterminate. The IR bit setting in the SiRIC register does not change to "1" (interrupt requested).

Table 16.2 Register Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
UiTB	7 to 0	Set transmit data
UiRB	7 to 0	Received data can be read
	OER	Overrun error flag
UiBRG	7 to 0	Set bit rate
UiMR	SMD2 to SMD0	Set to "001_2"
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select count source for the UiBRG register
	CRS	Select $\overline{CTS}$ or $\overline{RTS}$ when using either
	TXEPT	Transmit register empty flag
	CRD	Enables or disables the $\overline{CTS}$ or $\overline{RTS}$ function
	NCH	Select output format of the TxDi pin
	CKPOL	Select transmit clock polarity
	UFORM	Select either LSB first or MSB first
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transmit buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select what causes the UARTi transmit interrupt to be generated
	UiRRM	Set to "1" when using continuous receive mode
	UiLCH	Set to "1" when using data logic inverse
	SCLKSTPB	Set to "0"
UiSMR	7 to 0	Set to "00_{16}"
UiSMR2	7 to 0	Set to "00_{16}"
UiSMR3	2 to 0	Set to "000_2"
	NODC	Select clock output format
	7 to 4	Set to "0000_2"
UiSMR4	7 to 0	Set to "00_{16}"

i=0 to 4

Table 16.3 Pin Settings in Clock Synchronous Serial I/O Mode (1)

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P60	$\overline{CTS0}$ input	PS0_0=0	-	PD6_0=0
	$\overline{RTS0}$ output	PS0_0=1	PSL0_0=0	-
P61	CLK0 input	PS0_1=0	-	PD6_1=0
	CLK0 output	PS0_1=1	-	-
P62	RxD0 input	PS0_2=0	-	PD6_2=0
P63	TxD0 output	PS0_3=1	-	-
P64	$\overline{CTS1}$ input	PS0_4=0	-	PD6_4=0
	$\overline{RTS1}$ output	PS0_4=1	PSL0_4=0	-
P65	CLK1 input	PS0_5=0	-	PD6_5=0
	CLK1 output	PS0_5=1	-	-
P66	RxD1 input	PS0_6=0	-	PD6_6=0
P67	TxD1 output	PS0_7=1	-	-

Table 16.4 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70(1)	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	-
P71(1)	RxD2 input	PS1_1=0	-	-	PD7_1=0
P72	CLK2 input	PS1_2=0	-	-	PD7_2=0
	CLK2 output	PS1_2=1	PSL1_2=0	PSC_2=0	-
P73	$\overline{CTS2}$ input	PS1_3=0	-	-	PD7_3=0
	$\overline{RTS2}$ output	PS1_3=1	PSL1_3=0	PSC_3=0	-

NOTE:

1. P70 and P71 are ports for the N-channel open drain output.

Table 16.5 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P90	CLK3 input	PS3_0=0	-	-	PD9_0=0
	CLK3 output	PS3_0=1	-	-	-
P91	RxD3 input	PS3_1=0	-	-	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	-	-
P93	$\overline{CTS3}$ input	PS3_3=0	PSL3_3=0	-	PD9_3=0
	$\overline{RTS3}$ output	PS3_3=1	-	-	-
P94	$\overline{CTS4}$ input	PS3_4=0	PSL3_4=0	-	PD9_4=0
	$\overline{RTS4}$ output	PS3_4=1	-	-	-
P95	CLK4 input	PS3_5=0	PSL3_5=0	-	PD9_5=0
	CLK4 output	PS3_5=1	-	-	-
P96	TxD4 output	PS3_6=1	-	PSC3_6=0	-
P97	RxD4 input	PS3_7=0	-	-	PD9_7=0

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

(1) Transmit Timing (Internal clock selected)



The above applies to the following settings:
- The CKDIR bit in the UiMR register is set to "0" (internal clock selected)
- The CRD bit in the UiC0 register is set to "0" (RTS/CTS function enabled) The CRS bit is set to "0" (CTS function selected)
- The CKPOL bit the in UiC0 register is set to "0" (data transmitted on the falling edge of the transfer clock)
- The UiIRS bit in the UiC1 register is set to "0" (no data in the UiTB register)

$T_C = T_{CLK} = 2(m+1)/fj$

fj: Count source frequency set in the UiBRG register (f_1, f_8, f_{2n}(1))
m: Setting value of the UiBRG register
i = 0 to 4

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

(2) Receive Timing (External clock selected)



The above applies under the following conditions:
- The CKDIR bit in the UiMR register is set to "1" (external clock selected)
- The CRD bit in the UiC0 register is set to "0" (RTS/CTS function enabled) The CRS bit is set to "1" (RTS function selected)
- The CKPOL bit in the UiC0 register is set to "0" (Data is received on the rising edge of the transfer clock)

f_{EXT}: External clock frequency i=0 to 4

The following conditions must be met while an "H" signal is applied to the CLKi pin before receiving data:
- Set the TE bit in the UiC1 register to "1" (transmit enabled)
- Set the RE bit in the UiC1 register to "1" (receive enabled)
- Write dummy data to the UiTB register

Figure 16.10 Transmit and Receive Operation

16.1.1 Selecting CLK Polarity Selecting

As shown in Figure 16.11, the CKPOL bit in the UiC0 register (i=0 to 4) determines the polarity of the transfer clock.

(1) When the CKPOL bit in the UiC0 register (i=0 to 4) is set to "0"
(Data is transmitted on the falling edge of the transfer clock and data is received on the rising edge)



NOTES:
1. The CLKi pin is held high ("H") when no data is transferred.
2. The above applies when the UFORM bit in the UiC0 register is set to "0" (LSB first) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

(2) When the CKPOL bit in the UiC0 register is set to "1"
(Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge)



NOTES:
3. The CLKi pin is held low ("L") when no data is transferred.
4. The above applies when the UFORM bit in the UiC0 register is set to "0" (LSB first) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

Figure 16.11 Transfer Clock Polarity

16.1.2 Selecting LSB First or MSB First

As shown in Figure 16.12, the UFORM bit in the UiC0 register (i=0 to 4) determines a data transfer format.

(1) When the UFORM bit in the UiC0 register (i=0 to 4) is set to "0"
(LSB first)



NOTE:
1. The above applies when the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

(2) When the UFORM bit in the UiC0 register is set to "1" (MSB first)



NOTE:
2. The above applies when the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the UiLCH bit in the UiC1 register is set to "0" (not inversed).

Figure 16.12 Transfer Format

16.1.3 Continuous Receive Mode

When the UiRRM bit in the UiC1 register (i=0 to 4) is set to "1" (continuous receive mode), the TI bit is set to "0" (data in the UiTB register) by reading the UiRB register. When the UiRRM bit is set to "1", do not set dummy data in the UiTB register by program.

16.1.4 Serial Data Logic Inverse

When the UiLCH bit (i=0 to 4) in the UiC1 register is set to "1" (inverse), data logic written in the UiTB register is inversed when transmitted. The inversed receive data logic can be read by reading the UiRB register. Figure 16.13 shows a switching example of the serial data logic.



NOTE:
1. The above applies when the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge) and the UFORM bit in the UiC0 register is set to "0" (LSB first).

Figure 16.13 Serial Data Logic Inverse

16.2 Clock Asynchronous Serial I/O (UART) Mode

In UART mode, data is transmitted and received after setting a desired bit rate and data transfer format. Table 16.6 lists specifications of UART mode.

Table 16.6 UART Mode Specifications

Item	Specification
Transfer Data Format	• Character bit (transfer data) : selected from 7 bits, 8 bits, or 9 bits long • Start bit: 1 bit long • Parity bit: selected from odd, even, or none • Stop bit: selected from 1 bit or 2 bits long
Transfer Clock	• The CKDIR bit in the UiMR register is set to "0" (internal clock selected): $f_j/16(m+1)$ f_j = f_1, f_8, f_{2n}(1) m: setting value of the UiBRG register , 00_{16} to FF_{16} • The CKDIR bit is set to "1" (external clock selected): $f_{EXT}/16(m+1)$ f_{EXT}: clock applied to the CLKi pin
Transmit/Receive Control	Select from $\overline{CTS}$ function, $\overline{RTS}$ function or $\overline{CTS}/\overline{RTS}$ function disabled
Transmit Start Condition	To start transmitting, the following requirements must be met: - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the TI bit in the UiC1 register to "0" (data in the UiTB register) - Apply a low-velel ("L") signal to the $\overline{CTS}$i pin when the $\overline{CTS}$ function is selected
Receive Start Condition	To start receiving, the following requirements must be met: - Set the RE bit in the UiC1 register to "1" (receive enabled) - The start bit is detected
Interrupt Request Generation Timing	While transmitting, the following condition can be selected: - The UiIRS bit in the UiC1 register is set to "0" (no data in the UiTB register): when data is transferred from the UiTB register to the UARTi transmit register (transfer started) - The UiIRS bit is set to "1" (transmission completed): when data transmission from the UARTi transfer register is completed While receiving when data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detect	• Overrun error(2) This error occurs when the bit before the last stop bit of the next received data is read prior to reading the UiRB register (the first stop bit when selecting 2 stop bits) • Framing error This error occurs when the number of stop bits set is not detected • Parity error When parity is enabled, this error occurs when the number of "1" in parity and character bits does not match the number of "1" set • Error sum flag This flag is set to "1" when any of an overrun, framing or parity errors occur
Selectable Function	• LSB first or MSB first Selectable from data transmission or reception in either bit 0 or in bit 7 •Serial data logic inverse Logic values of data to be transmitted and received data are inversed. The start bit and stop bit are not inversed •TxD and RxD I/O polarity Inverse TxD pin output and RxD pin input are inversed. All I/O data levels are also inversed

NOTES:

1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. If an overrun error occurs, the UiRB register is indeterminate. The IR bit setting in the SiRIC register does not change to "1" (interrupt requested).

Table 16.7 lists register settings. Tables 16.8 to 16.10 list pin settings. When UARTi (i=0 to 4) operating mode is selected, the TxDi pin outputs a high-level ("H") signal before transfer is started (the TxDi pin is in a high-impedance state when the N-channel open drain output is selected). Figure 16.14 shows an example of a transmit operation in UART mode. Figure 16.15 shows an example of a receive operation in UART mode.

Table 16.7 Register Settings in UART Mode

Register	Bit	Function
UiTB	8 to 0	Set transmit data(1)
UiRB	8 to 0	Received data can be read(1)
	OER, FER, PER, SUM	Error flags
UiBRG	7 to 0	Set bit rate
UiMR	SMD2 to SMD0	Set to "100_2" when transfer data is 7 bits long Set to "101_2" when transfer data is 8 bits long Set to "110_2" when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock
	STPS	Select stop bit length
	PRY, PRYE	Select parity enable or disable, odd or even
	IOPOL	Select TxD and RxD I/O polarity
UiC0	CLK1, CLK0	Select count source for the UiBRG register
	CRS	Select either $\overline{CTS}$ or $\overline{RTS}$ when using either
	TXEPT	Transfer register empty flag
	CRD	Select the $\overline{CTS}$ or $\overline{RTS}$ function enabled or disabled
	NCH	Select output format of the TxDi pin
	CKPOL	Set to "0"
	UFORM	Select the LSB first or MSB first when a transfer data is 8 bits long Set to "0" when transfer data is 7 bits or 9 bits long
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select what causes the UARTi transmit interrupt to be generated
	UiRRM	Set to "0"
	UiLCH	Select whether data logic is inversed or not inversed when a transfer data is 7 bits or 8 bits long. Set to "0" when transfer data is 9 bits long
	UiERE	Set to either "0" or "1"
UiSMR	7 to 0	Set to "00_{16}"
UiSMR2	7 to 0	Set to "00_{16}"
UiSMR3	7 to 0	Set to "00_{16}"
UiSMR4	7 to 0	Set to "00_{16}"

NOTE:
1. Use bits 0 to 6 when transfer data is 7 bits long, bits 0 to 7 when 8 bits long, bits 0 to 8 when 9 bits long.

Table 16.8 Pin Settings in UART Mode (1)

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P6$_0$	$\overline{\text{CTS0}}$ input	PS0_0=0	–	PD6_0=0
	$\overline{\text{RTS0}}$ output	PS0_0=1	PSL0_0=0	–
P6$_1$	CLK0 input	PS0_1=0	–	PD6_1=0
P6$_2$	RxD0 input	PS0_2=0	–	PD6_2=0
P6$_3$	TxD0 output	PS0_3=1	–	–
P6$_4$	$\overline{\text{CTS1}}$ input	PS0_4=0	–	PD6_4=0
	$\overline{\text{RTS1}}$ output	PS0_4=1	PSL0_4=0	–
P6$_5$	CLK1 input	PS0_5=0	–	PD6_5=0
P6$_6$	RxD1 input	PS0_6=0	–	PD6_6=0
P6$_7$	TxD1 output	PS0_7=1	–	–

Table 16.9 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P7$_0$(1)	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P7$_1$(1)	RxD2 input	PS1_1=0	–	–	PD7_1=0
P7$_2$	CLK2 input	PS1_2=0	–	–	PD7_2=0
P7$_3$	$\overline{\text{CTS2}}$ input	PS1_3=0	–	–	PD7_3=0
	$\overline{\text{RTS2}}$ output	PS1_3=1	PSL1_3=0	PSC_3=0	–

NOTE:

1. P7$_0$ and P7$_1$ are ports for the N-channel open drain output.

Table 16.10 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P9$_0$	CLK3 input	PS3_0=0	–	–	PD9_0=0
P9$_1$	RxD3 input	PS3_1=0	–	–	PD9_1=0
P9$_2$	TxD3 output	PS3_2=1	PSL3_2=0	–	–
P9$_3$	$\overline{\text{CTS3}}$ input	PS3_3=0	PSL3_3=0	–	PD9_3=0
	$\overline{\text{RTS3}}$ output	PS3_3=1	–	–	–
P9$_4$	$\overline{\text{CTS4}}$ input	PS3_4=0	PSL3_4=0	–	PD9_4=0
	$\overline{\text{RTS4}}$ output	PS3_4=1	–	–	–
P9$_5$	CLK4 input	PS3_5=0	PSL3_5=0	–	PD9_5=0
P9$_6$	TxD4 output	PS3_6=1	–	PSC3_6=0	–
P9$_7$	RxD4 input	PS3_7=0	–	–	PD9_7=0

NOTE:

1. Set the PD9 and PS3 registers set immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

(1) 8-bit Data Transmit Timing (with a parity and 1 stop bit)



i=0 to 4
The above timing diagram applies under the following conditions:
- The PRYE bit in the UiMR register is set to "1" (parity enabled)
- The STPS bit in the UiMR register is set to "0" (1 stop bit)
- The CRD bit in the UiC0 register is set to "0" and the CRS bit is set to "0" (CTS function selected)
- The UilRS bit in the UiC1 register is set to "1" (transmission completed)

Tc = 16 (m + 1) / fj or 16 (m + 1) / fEXT
fj: count source frequency set in the UiBRG register (f1, f8, f2n(1))
fEXT: count source frequency set in the UiBRG register (external clock)
m: setting value of the UiBRG register

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

(2) 9-bit Data Transmit Timing (with no parity and 2 stop bits)



i=0 to 4
The above applies under the following conditions:
- The PRYE bit in the UiMR register is set to "0" (parity disabled)
- The STPS bit in the UiMR register is set to "1" (2 stop bits)
- The CRD bit in the UiC0 register is set to "1" (CTS function disabled)
- The UilRS bit in the UiC1 register is set to "0" (no data in the transmit buffer)

Tc = 16 (m + 1) / fj or 16 (m + 1) / fEXT
fj: count source frequency set in the UiBRG register (f1, f8, f2n(1))
fEXT: count source frequency set in the UiBRG register (external clock)
m: setting value of the UiBRG register

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Figure 16.14 Transmit Operation



Figure 16.15 Receive Operation

16.2.1 Bit Rate

In UART mode, bit rate is clock frequency which is divided by a setting value of the UiBRG (i=0 to 4) register and again divided by 16. Table 16.11 lists an example of bit rate setting.

Table 16.11 Bit Rate

Bit Rate (bps)	Count Source of UiBRG	Peripheral Function Clock: 16MHz		Peripheral Function Clock: 24MHz		Peripheral Function Clock: 32MHz	
		Setting Value of UiBRG: n	Actual Bit Rate (bps)	Setting Value of UiBRG: n	Actual Bit Rate (bps)	Setting Value of UiBRG: n	Actual Bit Rate (bps)
1200	f8	103 (67h)	1202	155 (96h)	1202	207 (CFh)	1202
2400	f8	51 (33h)	2404	77 (46h)	2404	103 (67h)	2404
4800	f8	25 (19h)	4808	38 (26h)	4808	51 (33h)	4808
9600	f1	103 (67h)	9615	155 (96h)	9615	207 (CFh)	9615
14400	f1	68 (44h)	14493	103 (67h)	14423	138 (8Ah)	14388
19200	f1	51 (33h)	19231	77 (46h)	19231	103 (67h)	19231
28800	f1	34 (22h)	28571	51 (33h)	28846	68 (44h)	28986
31250	f1	31 (1Fh)	31250	47 (2Fh)	31250	63 (3Fh)	31250
38400	f1	25 (19h)	38462	38 (26h)	38462	51 (33h)	38462
51200	f1	19 (13h)	50000	28 (1Ch)	51724	38 (26h)	51282

16.2.2 Selecting LSB First or MSB First

As shown in Figure 16.16, the UFORM bit in the UiC0 register (i=0 to 4) determines data transfer format. This function is available for 8-bit transfer data.



Figure 16.16 Transfer Format

16.2.3 Serial Data Logic Inverse

When the UiLCH bit (i=0 to 4) in the UiC1 register is set to "1" (inverse), data logic written in the UiTB register is inversed when transmitted. The inversed receive data logic can be read by reading the UiRB register. Figure 16.17 shows a switching example of the serial data logic.



Figure 16.17 Serial Data Logic Inverse

16.2.4 TxD and RxD I/O Polarity Inverse

TxD pin output and RxD pin input are inversed. All I/O data level, including the start bit, stop bit and parity bit, are inversed. Figure 16.18 shows TxD and RxD I/O polarity inverse.



Figure 16.18 TxD and RxD I/O Polarity Inverse

16.3 Special Mode 1 (I²C Mode)

I²C mode is a mode to communicate with external devices with a simplified I²C. Table 16.12 lists specifications of I²C mode. Table 16.13 lists register settings, Table 16.14 lists each function. Figure 16.19 shows a block diagram of I²C mode. Figure 16.20 shows timings for transfer to the UiRB register (i=0 to 4) and interrupts. Tables 16.15 to 16.17 list pin settings.

As shown in Table 16.12, I²C mode is entered when the SMD2 to SMD0 bits in the UiMR register is set to "010₂" and the IICM bit in the UiSMR register is set to "1". Output signal from the SDAi pin changes after the SCLi pin level becomes low ("L") and stabilizes due to a SDAi transmit output via the delay circuit.

Table 16.12 I²C Mode Specifications

Item	Specifications
Interrupt	Start condition detect, stop condition detect, no acknowledgment detect, acknowledgment detect
Selectable Function	• Arbitration lost Selectable from update timing of the ABT bit in the UiRB register. Refer to **16.3.3 Arbitration** • SDAi digital delay Selectable from no digital delay or 2 to 8 cycle delay of the count source of the UiBRG register. Refer to **16.3.5 SDA Output** • Clock phase setting Selectable from clock delay or no clock delay. Refer to **16.3.4 Transfer Clock**



i=0 to 4
NOTE:
1. Set the PSj (j=0,1,3), PSLj, or PSC register to determine.

IICM: Bit in the UiSMR register
IICM2: Bit in the UiSMR2 register

Figure 16.19 I²C Mode Block Diagram

Table 16.13 Register Settings in I²C Mode

Register	Bit	Function	
		Master	Slave
UiTB	7 to 0	Set transmit data	
UiRB	7 to 0	Received data can be read	
	8	ACK or NACK bit can be read	
	ABT	Arbitration lost detect flag	Disabled
	OER	Overrun error flag	
UiBRG	7 to 0	Set bit rate	Disabled
UiMR	SMD2 to SMD0	Set to "010$_2$"	
	CKDIR	Set to "0"	Set to "1"
	IOPOL	Set to "0"	
UiC0	CLK1, CLK0	Select count source of the UiBRG register	Disabled
	CRS	Disabled because the CRD bit is set to "1"	
	TXEPT	Transfer register empty flag	
	CRD, NCH	Set to "1"	
	CKPOL	Set to "0"	
	UFORM	Set to "1"	
UiC1	TE	Set to "1" to enable data transmission	
	TI	Transfer buffer empty flag	
	RE	Set to "1" to enable data reception	
	RI	Reception complete flag	
	UiRRM, UiLCH, UiERE	Set to "0"	
UiSMR	IICM	Set to "1"	
	ABC	Select an arbitration lost detect timing	Disabled
	BBS	Bus busy flag	
	7 to 3	Set to "00000$_2$"	
UiSMR2	IICM2	See Table 16.14	
	CSC	Set to "1" to enable clock synchronization	Set to "0"
	SWC	Set to "1" to fix an "L" signal output from SCLi on the falling edge of the ninth bit of the transfer clock	
	ALS	Set to "1" to terminate SDAi output when detecting the arbitration lost	Not used. Set to "0"
	STC	Not used. Set to "0"	Set to "1" to reset UARTi by detecting the start condition
	SWC2	Set to "1" for an "L" signal output from SCL forcibly	
	SDHI	Set to "1" to disable SDA output	
	SU1HIM	Set to "0"	
UiSMR3	SSE	Set to "0"	
	CKPH	See Table 16.14	
	DINC, NODC, ERR	Set to "0"	
	DL2 to DL0	Set digital delay value	
UiSMR4	STAREQ	Set to "1" when generating a start condition	Not used. Set to "0"
	RSTAREQ	Set to "1" when generating a restart condition	
	STPREQ	Set to "1" when generating a stop condition	
	STSPSEL	Set to "1" when using a condition generating function	
	ACKD	Select ACK or NACK	
	ACKC	Set to "1" for ACK data output	
	SCLHI	Set to "1" to enable SCL output stop when detecting stop condition	Not used. Set to "0"
	SWC9	Not used. Set to "0"	Set to "1" to fix an "L" signal output from SCLi on the falling edge of the ninth bit of the transfer clock
IFSR	IFSR6, IFSR7	Set to "1"	

i=0 to 4

Table 16.14 I²C Mode Functions

Function	Clock Synchronous Serial I/O Mode (SMD2 to SMD0=001₂, IICM=0)	I²C Mode (SMD2 to SMD0=010₂, IICM=1)			
		IICM2=0 (NACK/ACK interrupt)		IICM2=1 (UART transmit/UART receive interrupt)	
		CKPH=0 (No clock delay)	CKPH=1 (Clock delay)	CKPH=0 (No clock delay)	CKPH=1 (Clock delay)
Source for Interrupt Numbers 39 to 41(1) (See Figure 16.20)	-	Start condition or stop condition detection (See Table 16.18)			
Source for Interrupt Numbers 17, 19, 33, 35, and 37(1) (See Figure 16.20)	UARTi transmission - Transmission started or completed (selected by the UiIRS register)	No acknowledgement detection (NACK) - Rising edge of 9th bit of SCLi		UARTi transmission - Rising edge of 9th bit of SCLi	UARTi transmission - Next falling edge after the 9th bit of SCLi
Source for Interrupt Numbers 18, 20, 34, 36, and 38(1) (See Figure 16.20)	UARTi reception - Receiving at 8th bit CKPOL=0(rising edge) CKPOL=1(falling edge)	Acknowledgement detection (ACK) - Rising edge of 9th bit of SCLi		UARTi Reception - Falling edge of 9th bit of SCLi	
Data Transfer Timing from the UART Receive Shift Register to the UiRB Register	CKPOL=0(rising edge) CKPOL=1(falling edge)	Rising edge of 9th bit of SCLi		Falling edge of 9th bit of SCLi	Falling edge and rising edge of 9th bit of SCLi
UARTi Transmit Output Delay	No delay	Delay			
P6₃, P6₇, P7₀, P9₂, P9₆ Pin Functions	TxDi output	SDAi input and output			
P6₂, P6₆, P7₁, P9₁, P9₇ Pin Functions	RxDi input	SCLi input and output			
P6₁, P6₅, P7₂, P9₀, P9₅ Pin Functions	Select CLKi input or output	– (Not used in I²C mode)			
Noise Filter Width	15 ns	200 ns			
Reading RxDi and SCLi Pin Levels	Can be read if port direction bit is set to "0"	Can be read regardless of the port direction bit			
Default Value of TxDi and SDAi Output	CKPOL=0 (H) CKPOL=1 (L)	Values set in the port register before entering I²C mode(2)			
SCLi Default and End Values	–	H	L	H	L
Source for DMA (See Figure 16.20)	UARTi reception	Acknowledgement detection (ACK)		UARTi reception - Falling edge of 9th bit of SCLi	
Store Received Data	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register		1st to 7th bits of the received data are stored into bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register.	1st to 8th bits are stored into bits 7 to 0 in the UiRB register(3)
Reading Received Data	The UiRB register status is read				Bits 6 to 0 in the UiRB registerts(4) are read as bit 7 to 1. Bit 8 in the UiRB register is read as bit 0

i=0 to 4

NOTES:

1. Use the following procedure to change what causes an interrupt to be generated.
   (a) Disable interrupt of corresponding interrupt number.
   (b) Change what causes an interrupt to be generated.
   (c) Set the IR bit of a corresponding interrupt number to "0" (no interrupt requested).
   (d) Set the ILVL2 to ILVL0 bits of a corresponding interrupt number.
2. Set default value of the SDAi output when the SMD2 to SMD0 bits in the UiMR register are set to "000₂" (serial I/O disabled).
3. Second data transfer to the UiRB register (on the rising edge of the ninth bit of SCLi).
4. First data transfer to the UiRB register (on the falling edge of the ninth bit of SCLi).

(1) When the IICM2 bit is set to "0" (ACK or NACK interrupt) and the CKPH bit is set to "0" (No clock delay)



(2) When the IICM2 bit is set to "0" and the CKPH bit is set to "1" (clock delay)



(3) When the IICM2 bit is set to "1" (UART transmit or receive interrupt) and the CKPH bit is set to "0"



(4) When the IICM2 bit is set to "1" and the CKPH bit is set to "1"



i=0 to 4
IICM2: Bit in the UiSMR2 register
CKPH: Bit in the UiSMR3 regiser

The above timing diagram applies under the following condition:
• The CKDIR bit in the UiMR register is set to "1" (slave)

Figure 16.20 SCLi Timing

Table 16.15 Pin Settings in I²C Mode (1)

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P62	SCL0 output	PS0_2=1	PSL0_2=0	-
	SCL0 input	PS0_2=0	-	PD6_2=0
P63	SDA0 output	PS0_3=1	-	-
	SDA0 input	PS0_3=0	-	PD6_3=0
P66	SCL1 output	PS0_6=1	PSL0_6=0	-
	SCL1 input	PS0_6=0	-	PD6_6=0
P67	SDA1 output	PS0_7=1	-	-
	SDA1 input	PS0_7=0	-	PD6_7=0

Table 16.16 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70(1)	SDA2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
	SDA2 input	PS1_0=0	–	–	PD7_0=0
P71(1)	SCL2 output	PS1_1=1	PSL1_1=1	PSC_1=0	–
	SCL2 input	PS1_1=0	–	–	PD7_1=0

NOTE:

1. P70 and P71 are ports for the N-channel open drain output.

Table 16.17 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P91	SCL3 output	PS3_1=1	PSL3_1=0	-	-
	SCL3 input	PS3_1=0	-	-	PD9_1=0
P92	SDA3 output	PS3_2=1	PSL3_2=0	-	-
	SDA3 input	PS3_2=0	-	-	PD9_2=0
P96	SDA4 output	PS3_6=1	-	PSC3_6=0	-
	SDA4 input	PS3_6=0	-	-	PD9_6=0
P97	SCL4 output	PS3_7=1	PSL3_7=0	-	-
	SCL4 input	PS3_7=0	-	-	PD9_7=0

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

16.3.1 Detecting Start Condition and Stop Condition

The microcomputer detects either a start condition or stop condition. The start condition detect interrupt is generated when the SCLi (i=0 to 4) pin level is held high ("H") and the SDAi pin level changes "H" to low ("L"). The stop condition detect interrupt is generated when the SCLi pin level is held "H" and the SDAi pin level changes "L" to "H". The start condition detect interrupt shares interrupt control registers and vectors with the stop condition detect interrupt. The BBS bit in the UiSMR register determines which interrupt is requested.



Figure 16.21 Start Condition or Stop Condition Detecting

16.3.2 Start Condition or Stop Condition Output

The start condition is generated when the STAREQ bit in the UiSMR4 register (i=0 to 4) is set to "1" (start). The restart condition is generated when the RSTAREQ bit in the UiSMR4 register is set to "1" (start). The stop condition is generated the STPREQ bit in the UiSMR4 is set to "1" (start).

The start condition is output when the STAREQ bit is set to "1" and the STSPSEL bit in the UiSMR4 register is set to "1" (start or stop condition generating circuit selected). The restart condition output is provided when the RSTAREQ bit and STSPSEL bit are set to "1". The stop condition output is provided when the STPREQ bit and the STSPSEL bit are set to "1".

When the start condition, stop condition or restart condition is output, do not generate an interrupt between the instruction to set the STAREQ bit, STPREQ bit or RSTAREQ bit to "1" and the instruction to set the STSPSEL bit to "1". When the start condition is output, set the STAREQ bit to "1" before the STSPSEL bit is set to "1".

Table 16.18 lists function of the STSPSEL bit. Figure 16.22 shows functions of the STSPSEL bit.

Table 16.18 STSPSEL Bit Function

Function	STSPSEL = 0	STSPSEL = 1
Start condition and stop condition output	Program with ports determines how the start condition or stop condition is output	The STAREQ bit, RSTAREQ bit and STPREQ bit determine how the start condition or stop condition is output
Timing to generate start condition and stop condition interrupt requests	Start condition and stop condition are detected	Start condition and stop condition generation are completed



Figure 16.22 STSPSEL Bit Function

16.3.3 Arbitration

The ABC bit in the UiSMR register (i=0 to 4) determines an update timing for the ABT bit in the UiRB register. On the rising edge of the SCLi pin, the microcomputer determines whether a transmit data matches data input to the SDAi pin.

When the ABC bit is set to "0" (update per bit), the ABT bit is set to "1" (detected-arbitration is lost) as soon as a data discrepancy is detected. The ABT bit is set to "0" (not detected-arbitration is won) if not detected. When the ABC bit is set to "1" (update per byte), the ABT bit is set to "1" on the falling edge of the ninth bit of the transfer clock if any discrepancy is detected. When the ABT bit is updated per byte, set the ABT bit to "0" between an ACK detection in the first byte data and the next byte data to be transferred.

When the ALS bit in the UiSMR2 register is set to "1" (SDA output stop enabled), the arbitration lost occurs. As soon as the ABT bit is set to "1", the SDAi pin is placed in a high-impedance state.

16.3.4 Transfer Clock

The transfer clock transmits and receives data as is shown in Figure 16.20.

The CSC bit in the UiSMR2 register (i=0 to 4) synchronizes an internally generated clock (internal SCLi) with the external clock applied to the SCLi pin. When the CSC bit is set to "1" (clock synchronous enabled) and the internal SCLi is held high ("H"), the internal SCLi become low ("L") if signal applied to the SCLi pin is on the falling edge. Value of the UiBRG register is reloaded to start counting for low level. A counter stops when the SCLi pin is held "L" and then the internal SCLi changes "L" to "H". Counting is resumed when the SCLi pin become "H". The transfer clock of UARTi is equivalent to the AND for signals from the internal SCLi and the SCLi pin.

The transfer clock is synchronized between a half cycle before the falling edge of first bit of the internal SCLi and the rising edge of the ninth bit. Select the internal clock as the transfer clock while the CSC bit is set to "1".

The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed to be an "L" signal output on the falling edge of the ninth cycle of the transfer clock or not.

When the SCLHI bit in the UiSMR4 register is set to "1" (enabled), a SCLi output stops when a stop condition is detected (high-impedance).

When the SWC2 bit in the UiSMR2 register is set to "1" (0 output), the SCLi pin focibly outputs an "L" signal while transmitting and receiving. The fixed "L" signal applied to the SCLi pin is cancelled by setting the SWC2 bit to "0" (transfer clock) and the transfer clock input to and output from the SCLi pin are provided.

When the CKPH bit in the UiSMR3 register is set to "1" and the SWC9 bit in the UiSMR4 register is set to "1" (SCL "L" hold enabled), the SCLi pin is fixed to be an "L" signal output on the next falling edge after the ninth bit of the clock. The fixed "L" signal applied to the SCLi pin is cancelled by setting the SWC9 bit to "0" (SCL "L" hold disabled).

16.3.5 SDA Output

Values output set in bits 7 to 0 (D_7 to D_0) in the UiTB register (i=0 to 4) are provided in descending order from D_7. The ninth bit (D_8) is ACK or NACK.

Set the default value of SDAi transmit output when the IICM bit is set to "1" (I^2C mode) and the SMD2 to SMD0 bits in the UiMR register are set to "000_2" (serial I/O disabled).

The DL2 to DL0 bits in the UiSMR3 register determine no delay in the SDAi output or a delay of 2 to 8 UiBRG register count source cycles.

When the SDHI bit in the UiSMR2 register is set to "1" (SDA output disabled), the SDAi pin is forcibly placed in a high-impedance state. Do not set the SDHI bit on the rising edge of the UARTi transfer clock. The ABT bit in the UiRB register may be set to "1" (detected).

16.3.6 SDA Input

When the IICM2 bit in the UiSMR2 register (i=0 to 4) is set to "0", the first eight bits of received data are stored into bits 7 to 0 (D_7 to D_0) in the UiRB register. The ninth bit (D_8) is ACK or NACK.

When the IICM2 bit is set to "1", the first seven bits (D_7 to D_1) of received data are stored into bits 6 to 0 in the UiRB register. Store the eighth bit (D_0) into bit 8 in the UiRB register.

If the IICM2 bit is set to "1" and the CKPH bit in the UiSMR3 register is set to "1", the same data as that of when setting the IICM2 bit to "0" can be read. To read the data, read the UiRB register after the rising edge of the ninth bit of the transfer clock.

16.3.7 ACK, NACK

When the STSPSEL bit in the UiSMR4 register (i=0 to 4) is set to "0" (serial I/O circuit selected) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the SDAi pin provides the value output set in the ACKD bit in the UiSMR4 register.

If the IICM2 bit is set to "0", the NACK interrupt request is generated when the SDAi pin is held high ("H") on the rising edge of the ninth bit of the transfer clock. The ACK interrupt request is generated when the SDAi pin is held low ("L") on the rising edge of the ninth bit of the transfer clock.

When ACK is selected to generate a DMA request, the DMA transfer is activated by an ACK detection.

16.3.8 Transmit and Receive Reset

When the STC bit in the UiSMR2 register (i=0 to 4) is set to "1" (UARTi initialization enabled) and a start condition is detected,

- the transmit shift register is reset and the content of the UiTB register is transferred to the transmit shift register. The first bit starts transmitting when the next clock is input. UARTi output value remains unchanged between when the clock is applied and when the first bit data output is provided. The value remains the same as when start condition was detected.
- the receive shift register is reset and the first bit start receiving when the next clock is applied.
- the SWC bit is set to "1" (SCL wait output enabled). The SCLi pin becomes "L" on the falling edge of the ninth bit of the transfer clock.

If UARTi transmission and reception are started with this function, the TI bit in the UiC1 register remains unchanged. Select the external clock as the transfer clock when using this function.

16.4 Special Mode 2

In special mode 2, serial communication between one or multiple masters and multiple slaves is available. The $\overline{SSi}$ input pin (i=0 to 4) controls the serial bus communication. Table 16.19 lists specifications of special mode 2. Table 16.20 lists register settings. Tables 16.21 to 16.23 list pin settings.

Table 16.19 Special Mode 2 Specifications

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock	• The CKDIR bit in the UiMR register (i=0 to 4) is set to "0" (internal clock selected): $fj/2(m+1)$ fj = f_1, f_8, f_{2n}(1) m : setting value of the UiBRG register, 00_{16} to FF_{16} • The CKDIR bit to "1" (external clock selected) : input from the CLKi pin
Transmit/Receive Control	$\overline{SSi}$ input pin function
Transmit Start Condition	To start transmitting, the following requirements must be met(2): - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the TI bit in the UiC1 register to "0" (data in the UiTB register)
Receive Start Condition	To start receiving, the following requirement must be met(2): - Set the RE bit in the UiC1 register to "1" (receive enabled) - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the TI bit in the UiC1 register to "0" (data in the UiTB register)
Interrupt Request Generation Timing	• While transmitting, the following conditions can be selected: - The UiIRS bit in the UiC1 register is set to "0" (no data in a transmit buffer) : when data is transferred from the UiTB register to the UARTi transmit register (transmission started) - The UiIRS register is set to "1" (transmission completed): when data transmission from UARTi transfer register is completed • While receiving When data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detection	• Overrun error(3) This error occurs when the seventh bit of the next received data is read before reading the UiRB register • Fault error In master mode, the fault error occurs an "L" signal is applied to the $\overline{SSi}$ pin
Selectable Function	• CLK polarity Selectable from the rising edge or falling edge of the transfer clock at transferred data output or input timing • LSB first or MSB first Selectable from data transmission or reception in either bit 0 or in bit 7 • Continuous receive mode Reception is enabled simultaneously by reading the UiRB register • Serial data logic inverse This function inverses transmitted or received data logically • TxD and RxD I/O polarity inverse TxD pin output and RxD pin input are inversed. All I/O data levels are also inversed • Clock phase Selectable from one of 4 combinations of transfer data polarity and phases • $\overline{SSi}$ input pin function Output pin is placed in a high-impedance state to avoid data conflict between master and other masters or slaves

NOTES:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).
2. To start transmission/reception when selecting the external clock, these conditions must be met after the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and data is received on the rising edge) and the CLKi pin is held high ("H"), or when the CKPOL bit is set to "1" (Data is transmitted on the rising edge of the transfer clock and data is received on the falling edge) and the CLKi pin is held low ("L").
3. If an overrun error occurs, the UiRB register is in an indeterminate state. The IR bit setting in the SiRIC register does not change to "1" (interrupt requested).

Table 16.20 Register Settings in Special Mode 2

Register	Bit	Function
UiTB	7 to 0	Set transmit data
UiRB	7 to 0	Received data can be read
	OER	Overrun error flag
UiBRG	7 to 0	Set bit rate
UiMR	SMD2 to SMD0	Set to "001_2"
	CKDIR	Set to "0" in master mode or "1" in slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select count source for the UiBRG register
	CRS	Disabled because the CRD bit is set to "1"
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select the output format of the TxDi pin
	CKPOL	Clock phase can be set by the combination of the CKPOL bit and the CKPH bit in the UiSMR3 register
	UFORM	Select either LSB first or MSB first
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select what causes the UARTi transmit interrupt to be generated
	UiRRM	Set to "1" to enable continuous receive mode
	UiLCH, SCLKSTPB	Set to "0"
UiSMR	7 to 0	Set to "00_{16}"
UiSMR2	7 to 0	Set to "00_{16}"
UiSMR3	SSE	Set to "1"
	CKPH	Clock phase can be set by the combination of the CKPH bit and the CKPOL bit in the UiC0 register
	DINC	Set to "0" in master mode or "1" in slave mode
	NODC	Set to "0"
	ERR	Fault error flag
	7 to 5	Set to "000_2"
UiSMR4	7 to 0	Set to "00_{16}"

i=0 to 4

Table 16.21 Pin Settings in Special Mode 2 (1)

Port	Function	Setting		
		PS0 Register	PSL0 Register	PD6 Register
P6$_0$	$\overline{SS0}$ input	PS0_0=0	–	PD6_0=0
P6$_1$	CLK0 input (slave)	PS0_1=0	–	PD6_1=0
	CLK0 output (master)	PS0_1=1	–	–
P6$_2$	RxD0 input (master)	PS0_2=0	–	PD6_2=0
	STxD0 output (slave)	PS0_2=1	PSL0_2=1	–
P6$_3$	TxD0 output (master)	PS0_3=1	–	–
	SRxD0 input (slave)	PS0_3=0	–	PD6_3=0
P6$_4$	$\overline{SS1}$ input	PS0_4=0	–	PD6_4=0
P6$_5$	CLK1 input (slave)	PS0_5=0	–	PD6_5=0
	CLK1 output (master)	PS0_5=1	–	–
P6$_6$	RxD1 input (master)	PS0_6=0	–	PD6_6=0
	STxD1 output (slave)	PS0_6=1	PSL0_6=1	–
P6$_7$	TxD1 output (master)	PS0_7=1	–	–
	SRxD1 input (slave)	PS0_7=0	–	PD6_7=0

Table 16.22 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P7$_0$(1)	TxD2 output (master)	PS1_0=1	PSL1_0=0	PSC_0=0	–
	SRxD2 input (slave)	PS1_0=0	–	–	PD7_0=0
P7$_1$(1)	RxD2 input (master)	PS1_1=0	–	–	PD7_1=0
	STxD2 output (slave)	PS1_1=1	PSL1_1=1	PSC_1=0	–
P7$_2$	CLK2 input (slave)	PS1_2=0	–	–	PD7_2=0
	CLK2 output (master)	PS1_2=1	PSL1_2=0	PSC_2=0	–
P7$_3$	$\overline{SS2}$ input	PS1_3=0	–	–	PD7_3=0

NOTE:

1. P7$_0$ and P7$_1$ are ports for the N-channel open drain output.

Table 16.23 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P9$_0$	CLK3 input (slave)	PS3_0=0	–	–	PD9_0=0
	CLK3 output (master)	PS3_0=1	–	–	–
P9$_1$	RxD3 input (master)	PS3_1=0	–	–	PD9_1=0
	STxD3 output (slave)	PS3_1=1	PSL3_1=1	–	–
P9$_2$	TxD3 output (master)	PS3_2=1	PSL3_2=0	–	–
	SRxD3 input (slave)	PS3_2=0	–	–	PD9_2=0
P9$_3$	$\overline{SS3}$ input	PS3_3=0	PSL3_3=0	–	PD9_3=0
P9$_4$	$\overline{SS4}$ input	PS3_4=0	PSL3_4=0	–	PD9_4=0
P9$_5$	CLK4 input (slave)	PS3_5=0	PSL3_5=0	–	PD9_5=0
	CLK4 output (master)	PS3_5=1	–	–	–
P9$_6$	TxD4 output (master)	PS3_6=1	–	PSC3_6=0	–
	SRxD4 input (slave)	PS3_6=0	PSL3_6=0	–	PD9_6=0
P9$_7$	RxD4 input (master)	PS3_7=0	–	–	PD9_7=0
	STxD4 output (slave)	PS3_7=1	PSL3_7=1	–	–

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

16.4.1 $\overline{SSi}$ Input Pin Function (i=0 to 4)

When the SSE bit in the UiSMR3 register is set to "1" ($\overline{SS}$ function enabled), the special mode 2 is selected, activating the pin function.

The DINC bit in the UiSMR3 register determines which microcomputer performs as master or slave. When multiple microcomputers perform as the masters (multi-master system), the $\overline{SSi}$ pin setting determines which master microcomputer is active and when.

16.4.1.1 When Setting the DINC Bit to "1" (Slave Mode)

When a high-level ("H") signal is applied to the $\overline{SSi}$ pin, the STxDi and SRxDi pins are placed in a high-impedance state and the transfer clock applied to the CLKi pin is ignored. When a low-level ("L") signal is applied to the $\overline{SSi}$ input pin, the transfer clock input is valid and serial communication is enabled.

16.4.1.2 When Setting the DINC Bit to "0" (Master Mode)

When using the $\overline{SSi}$ pin functin in master mode, set the UiIRS bit in the UiC1 register to "1" (transmission completed).

When an "H" signal is applied to the $\overline{SSi}$ pin, serial communication is available due to transmission privilege. The master provides the transfer clock output. When an "L" signal is applied to the $\overline{SSi}$ pin, it indicates that another master is active. The TxDi and CLKi pins are placed in high-impedance states and the ERR bit in the UiSMR3 register is set to "1" (fault error) Use the transmit complete interrupt routine to verify the ERR bit state.

To resume the serial communication after the fault error occurs, set the ERR bit to "0" while applying the "H" signal to the $\overline{SSi}$ pin. The TxDi and CLKi pins become ready for signal outputs.



Figure 16.23 Serial Bus Communication Control with $\overline{SS}$ Pin

16.4.2 Clock Phase Setting Function

The CKPH bit in the UiSMR3 register (i=0 to 4) and the CKPOL bit in the UiC0 register select one of four combinations of transfer clock polarity and phases.

The transfer clock phase and polarity must be the same between the master and the slave involved in the transfer.

16.4.2.1 When setting the DINC Bit to "0" (Master (Internal Clock))

Figure 16.24 shows transmit and receive timing.

16.4.2.2 When Setting the DINC Bit to "1" (Slave (External Clock))

When the CKPH bit is set to "0" (no clock delay) and the $\overline{SSi}$ input pin is held high ("H"), the STxDi pin is placed in a high-impedance state. When the $\overline{SSi}$ input pin becomes low ("L"), conditions to start a serial transfer are met, but output is indeterminate. The serial transmission is synchronized with the transfer clock. Figure 16.25 shows the transmit and receive timing.

When the CKPH bit is set to "1" (clock delay) and the $\overline{SSi}$ input pin is held high, the STxDi pin is placed in a high-impedance state. When the $\overline{SSi}$ pin becomes low, the first data is output. The serial transmission is synchronized with the transfer clock. Figure 16.26 shows the transmit and receive timing.



Figure 16.24 Transmit and Receive Timing in Master Mode (Internal Clock)



Figure 16.25 Transmit and Receive Timing in Slave Mode (External Clock) (CKPH=0)



Figure 16.26 Transmit and Receive Timing in Slave Mode (External Clock) (CKPH=1)

16.5 Special Mode 3 (GCI Mode)

In GCI mode, the external clock is synchronized with the transfer clock used in the clock synchronous serial I/O mode.

Table 16.24 lists specifications of GCI mode. Table 16.25 lists registers settings. Tables 16.26 to 16.28 list pin settings.

Table16.24 GCI Mode Specifications

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock	The CKDIR bit in the UiMR register (i=0 to 4) is set to "1" (external clock selected): input from the CLKi pin
Clock Synchronization Function	Trigger signal input from the $\overline{\text{CTSi}}$ pin
Transmit/Receive Start Condition	To start data transmission and reception, meet the following conditions and then apply a trigger signal to the $\overline{\text{CTSi}}$ pin: - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the RE bit in the UiC1 register to "1" (receive enabled) - Set the TI bit in the UiC1 register to "0" (Data in the UiTB register)
Interrupt Request Generation Timing	• While transmitting, the following condition can be selected: - The UiIRS bit in the UiC1 register is set to "0" (UiTB register empty): when data is transferred from the UiTB register to the UARTi transmit register (transmission started) - The UiIRS bit is set to "1" (Transmit completed): when a data transmission from the UARTi transfer register is completed • While receiving, when data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detection	Overrun error(1) This error occurs when the seventh bit of the next received data is read before reading the UiRB register.

NOTE:

1. If an overrun error occurs, the UiRB register is indeterminate. The IR bit setting in the SiRIC register does not change to "1" (interrupt requested).

Table 16.25 Register Settings in GCI Mode

Register	Bit	Function
UiTB	7 to 0	Set transmit data
UiRB	7 to 0	Received data
	OER	Overrun error flag
UiBRG	7 to 0	Set to "00_{16}"
UiMR	SMD2 to SMD0	Set to "001_2"
	CKDIR	Set to "1"
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Set to "00_2"
	CRS	Disabled because the CRD bit is set to "1"
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select the output format of the TxDi pin
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set to "1" to enable data transmission and reception
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Select what causes the UARTi transmit interrupt to be generated
	UiRRM, UiLCH	Set to "0"
	SCLKSTPB	Set to "0"
UiSMR	6 to 0	Set to "0000000_2"
	SCLKDIV	See Table 16.29
UiSMR2	6 to 0	Set to "0000000_2"
	SU1HIM	See Table 16.29
UiSMR3	2 to 0	Set to "000_2"
	NODC	Set to "0"
	7 to 4	Set to "0000_2"
UiSMR4	7 to 0	Set to "00_{16}"

i=0 to 4

Table 16.26 Pin Settings in GCI Mode (1)

Port	Function	Setting	
		PS0 Register	PD6 Register
P60	$\overline{CTS0}$ input(1)	PS0_0=0	PD6_0=0
P61	CLK0 input	PS0_1=0	PD6_1=0
P62	RxD0 input	PS0_2=0	PD6_2=0
P63	TxD0 output	PS0_3=1	–
P64	$\overline{CTS1}$ input(1)	PS0_4=0	PD6_4=0
P65	CLK1 input	PS0_5=0	PD6_5=0
P66	RxD1 input	PS0_6=0	PD6_6=0
P67	TxD1 output	PS0_7=1	–

NOTE:
1. $\overline{CTS}$ input is used as a trigger siganl input.

Table 16.27 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70(1)	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71(1)	RxD2 input	PS1_1=0	–	–	PD7_1=0
P72	CLK2 input	PS1_2=0	–	–	PD7_2=0
P73	$\overline{CTS2}$ input(2)	PS1_3=0	–	–	PD7_3=0

NOTES:
1. P70 and P71 are ports for the N-channel open drain output.
2. $\overline{CTS}$ input is used as a trigger siganl input.

Table 16.28 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSL3 Register	PD9 Register(1)
P90	CLK3 input	PS3_0=0	–	–	PD9_0=0
P91	RxD3 input	PS3_1=0	–	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–	–
P93	$\overline{CTS3}$ input(2)	PS3_3=0	PSL3_3=0	–	PD9_3=0
P94	$\overline{CTS4}$ input(2)	PS3_4=0	PSL3_4=0	–	PD9_4=0
P95	CLK4 input	PS3_5=0	PSL3_5=0	–	PD9_5=0
P96	TxD4 output	PS3_6=1	PSL3_6=0	PSL3_6=0	–
P97	RxD4 input	PS3_7=0	–	–	PD9_7=0

NOTES:
1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.
2. $\overline{CTS}$ input is used for a trigger siganl input.

To generate the internal clock synchronized with the external clock, set the SU1HIM bit in the UiSMR2 register (i=0 to 4) and the SCLKDIV bit in the UiSMR register to values shown in Table 16.29. Then apply a trigger signal to the $\overline{\text{CTS}}$i pin. Either the same clock cycle as the external clock or external clock divided by two can be selected as the transfer clock. The SCLKSTPB bit in the UiC1 register controls the transfer clock. Set the SCLKSTPB bit accordingly, to start or stop the transfer clock during an external clock operation. Figure 16.27 shows an example of the clock-divided synchronous function.

Table 16.29 Clock-Divided Synchronous Function Select

SCLKDIV Bit in UiSMR Register	SU1HIM Bit in UiSMR2 Register	Clock-Divided Synchronous Function	Example of Waveform
0	0	Not synchronized	-
0	1	Same division as the external clock	A in Figure 16.27
1	0 or 1	Same division as the external clock divided by 2	B in Figure 16.27

i=0 to 4



Figure 16.27 Clock-Divided Synchronous Function

16.6 Special Mode 4 (IE Mode)

In IE mode, devices connected with the IEBus can communicate in UART mode.

Table 16.30 lists register settings. Tables 16.31 to 16.33 list pin settings.

Table 16.30 Register Settings in IE Mode

Register	Bit	Function
UiTB	8 to 0	Set transmit data
UiRB	8 to 0	Received data can be read
	OER, FER, PER, SUM	Error flags
UiBRG	7 to 0	Set bit rate
UiMR	SMD2 to SMD0	Set to "110_2"
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Disabled because the PRYE bit is set to "0"
	PRYE	Set to "0"
	IOPOL	Select TxD and RxD I/O polarity
UiC0	CLK1, CLK0	Select count source for the UiBRG register
	CRS	Disabled because the CRD bit is set to "1"
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Select output format of the TxDi pin
	CKPOL	Set to "0"
	UFORM	Set to "0"
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" te enable data reception
	RI	Reception complete flag
	UiIRS	Select what causes the UARTi transmit interrupt to be generated
	UiRRM, UiLCH, SCLKSTPB	Set to "0"
UiSMR	3 to 0	Set to "0000_2"
	ABSCS	Select bus conflict detect sampling timing
	ACSE	Set to "1" to automatically clear the transmit enable bit
	SSS	Select transmit start condition
	SCLKDIV	Set to "0"
UiSMR2	7 to 0	Set to "00_{16}"
UiSMR3	7 to 0	Set to "00_{16}"
UiSMR4	7 to 0	Set to "00_{16}"
IFSR	IFSR6, IFSR7	Select how the bus conflict interrupt occurs

i=0 to 4

Table 16.31 Pin Settings in IE Mode (1)

Port	Function	Setting	
		PS0 Register	PD6 Register
P61	CLK0 input	PS0_1=0	PD6_1=0
	CLK0 output	PS0_1=1	–
P62	RxD0 input	PS0_2=0	PD6_2=0
P63	TxD0 output	PS0_3=1	–
P65	CLK1 input	PS0_5=0	PD6_5=0
	CLK1 output	PS0_5=1	–
P66	RxD1 input	PS0_6=0	PD6_6=0
P67	TxD1 output	PS0_7=1	–

Table 16.32 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70(1)	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71(1)	RxD2 input	PS1_1=0	–	–	PD7_1=0
P72	CLK2 input	PS1_2=0	–	–	PD7_2=0
	CLK2 output	PS1_2=1	PSL1_2=0	PSC_2=0	–

NOTE:

1. P70 and P71 are ports for the N-channel open drain output.

Table 16.33 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P90	CLK3 input	PS3_0=0	–	–	PD9_0=0
	CLK3 output	PS3_0=1	–	–	–
P91	RxD3 input	PS3_1=0	–	–	PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0	–	–
P95	CLK4 input	PS3_5=0	PSL3_5=0	–	PD9_5=0
	CLK4 output	PS3_5=1	–	–	–
P96	TxD4 output	PS3_6=1	–	PSC3_6=0	–
P97	RxD4 input	PS3_7=0	–	–	PD9_7=0

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

If the output signal level of the TxDi pin (i=0 to 4) differs from the input signal level of the RxDi pin, an interrupt request is generated.

UART0 and UART3 are assigned software interrupt number 40. UART1 and UART4 are assigned number 41. When using the bus conflict detect function of UART0 or UART3, of UART1 or UART4, set the IFSR6 bit and the IFSR7 bit in the IFSR register accordingly.

When the ABSCS bit in the UiSMR register is set to "0" (rising edge of the transfer clock), it is determined, on the rising edge of the transfer clock, if the output level of the TxD pin and the input level of the RxD pin match. When the ABSCS bit is set to "1" (timer Aj underflow), it is determined when the timer Aj (timer A3 in UART0, timer A4 in UART1, timer A0 in UART2, timer A3 in UART3, the timer A4 in UART4) counter overflows. Use the timer Aj in one-shot timer mode.

When the ACSE bit in the UiSMR register is set to "1" (automatic clear at bus conflict) and the IR bit in the BCNiIC register to "1" (discrepancy detected), the TE bit in the UiC1 register is set to "0" (transmit disable).

When the SSS bit in the UiSMR register is set to "1" (synchronized with RxDi), data is transmitted from the TxDi pin on the falling edge of the RxDi pin. Figure 16.28 shows bits associated with the bus conflict detect function.

(1) The ABSCS Bit in the UiSMR Register (Bus conflict and sampling clock selected)
(i=0 to 4)



Timer Aj: timer A3 in UART0 or UART3, timer A4 in UART1 or UART4, timer A0 in UART2

(2) The ACSE Bit in the UiSMR Register (Transmit enable bit is automatically cleared)



(3) The SSS bit in the UiSMR Register (Transmit start condition is selected)

When the SSS bit is set to "0", data is transmitted after one transfer clock cycle if data transmission is enabled.



When the SSS bit is set to "1", data is transmitted on the falling edge of RxDi(1)



NOTES:
1. Data is transmitted on the falling edge of a signal applied to the RxDi pin when the IOPOL bit is set to "0". Data is transmitted on the rising edge of a signal applied to the RxDi pin when the IOPOL bit is set to "1".
2. Data transmission condition must be met before the falling edge of the RxDi pin.

Figure 16.28 Bit Function Related Bus Conflict Detection

16.7 Special Mode 5 (SIM Mode)

In SIM mode, SIM interface devices can communicate in UART mode. Both direct and inverse formats are available and a low-level ("L") signal output can be provided from the TxDi pin (i=0 to 4) when a parity error is detected.

Table 16.34 lists specifications of SIM mode. Table 16.35 lists register settings. Tables 16.36 to 16.38 list pin settings.

Table 16.34 SIM Mode Specifications

Item	Specification
Transfer Data Format	• Transfer data: 8-bit UART mode • One stop bit • In direct format • In inverse format Parity: Even Parity: Odd Data logic: Direct Data logic: Inverse Transfer format: LSB first Transfer format: MSB first
Transfer Clock	• The CKDIR bit in the UiMR register (i=0 to 4) is "0" (internal clock selected): $fj/16(m+1)$(1) fj = f_1, f_8, f_{2n}(2) m : setting value of the UiBRG register, 00_{16} to FF_{16} Do not set the CKDIR bit to "1" (external clock selected)
Transmit/Receive Control	The CRD bit in the UiC0 register is set to "1" ($\overline{CTS}$, $\overline{RTS}$ function disabled)
Other Setting Items	The UiIRS bit in the UiC1 register is set to "1" (transmission completed)
Transmit Start Condition	To start transmitting, the following requirements must be met: - Set the TE bit in the UiC1 register to "1" (transmit enabled) - Set the TI bit in the UiC1 register to "0" (data in the UiTB register)
Receive Start Condition	To start receiving, the following requirements must be met: - Set the RE bit in the UiC1 register to "1" (receive enabled) - Detect the start bit
Interrupt Request Generation Timing	• While transmitting, -The UiIRS bit is set to "1" (transmission completed): when data transmission from the UARTi transfer register is completed • While receiving, when data is transferred from the UARTi receive register to the UiRB register (reception completed)
Error Detection	• Overrun error(1) This error occurs when the eighth bit of the next data is received before reading the UiRB register • Framing error This error occurs when the number of the stop bit set is not detected • Parity error This error occurs when the number of "1" in parity bit and character bits differs from the number set • Error sum flag The SUM bit is set to "1" when an overrun error, framing error or parity error occurs

NOTES:

1. If an overrun error occurs, the UiRB register is indeterminate. The IR bit setting in the SiRIC register does not change to "1" (interrupt requested).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 16.35 Register Settings in SIM Mode

Register	Bit	Function
UiTB	7 to 0	Set transmit data
UiRB	7 to 0	Received data can be read
	OER, FER, PER, SUM	Error flags
UiBRG	7 to 0	Set bit rate
UiMR	SMD2 to SMD0	Set to "101_2"
	CKDIR	Set to "0"
	STPS	Set to "0"
	PRY	Set to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select count source for the UiBRG register
	CRS	Disabled because the CRD bit is set to "1"
	TXEPT	Transfer register empty flag
	CRD	Set to "1"
	NCH	Set to "1"
	CKPOL	Set to "0"
	UFORM	Set to "0" for direct format or "1" for inverse format
UiC1	TE	Set to "1" to enable data transmission
	TI	Transfer buffer empty flag
	RE	Set to "1" to enable data reception
	RI	Reception complete flag
	UiIRS	Set to "1"
	UiRRM	Set to "0"
	UiLCH	Set to "0" for direct format or "1" for inverse format
	UiERE	Set to "1"
UiSMR	7 to 0	Set to "00_{16}"
UiSMR2	7 to 0	Set to "00_{16}"
UiSMR3	7 to 0	Set to "00_{16}"
UiSMR4	7 to 0	Set to "00_{16}"

i=0 to 4

Table 16.36 Pin Settings in SIM Mode (1)

Port	Function	Setting	
		PS0 Register	PD6 Register
P62	RxD0 input	PS0_2=0	PD6_2=0
P63	TxD0 output	PS0_3=1	–
P66	RxD1 input	PS0_6=0	PD6_6=0
P67	TxD1 output	PS0_7=1	–

Table 16.37 Pin Settings (2)

Port	Function	Setting			
		PS1 Register	PSL1 Register	PSC Register	PD7 Register
P70(1)	TxD2 output	PS1_0=1	PSL1_0=0	PSC_0=0	–
P71(1)	RxD2 input	PS1_1=0	–	–	PD7_1=0

NOTE:

1. P70 and P71 are ports for the N-channel open drain output.

Table 16.38 Pin Settings (3)

Port	Function	Setting			
		PS3 Register(1)	PSL3 Register	PSC3 Register	PD9 Register(1)
P91	RxD3 input	PS3_1=0	–		PD9_1=0
P92	TxD3 output	PS3_2=1	PSL3_2=0		–
P96	TxD4 output	PS3_6=1	–	PSC3_6=0	–
P97	RxD4 input	PS3_7=0	–		PD9_7=0

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

Figure 16.29 shows an example of a SIM interface operation. Figure 16.30 shows an example of a SIM interface connection. Connect the TxDi pin to the RxDi pin for a pull-up.

(1) Transmit Timing



i=0 to 4

The above applies under the following conditions:

- The PRYE bit in the UiMR register is set to "1" (parity enabled)
- The STPS bit in the UiMR register is set to "0" (1 stop bit)
- The UiIRS bit in the UiC1 register is set to "1" (interrupt request generated when transmission completed)

Tc = 16(m+1) / fj

fj: count source frequency of the UiBRG register (f_1, f_8, f_{2n}(4))

m: setting value of the UiBRG register

(2) Receive Timing



i=0 to 4

The above applies under the following conditions:

- The PRYE bit in the UiMR register is set to "1" (parity enabled)
- The STPS bit in the UiMR register is set to "0" (1 stop bit)

Tc = 16(m+1) / fj

fj: count source frequency of the UiBRG register (f_1, f_8, f_{2n}(4))

m: setting value of the UiBRG register

NOTES:

1. Data transmission starts when BRG overflows after a value is set to the UiTB register on the rising edge of the TI bit.
2. Because the TxDi and RxDi pins are connected, a composite waveform, consisting of transmit waveform from the TxDi pin and parity error signal from the receiving end, is generated.
3. Because the TxDi and RxDi pins are connected, a composite waveform, consisting of transmit waveform from the transmitting end and parity error signal from the TxDi pin, is generated.
4. The CNT3 to CNT0 bits in the TCSPR register selects no division (n=0) or divide-by-2n (n=1 to 15).

Figure 16.29 SIM Interface Operation



Figure 16.30 SIM Interface Connection

16.7.1 Parity Error Signal

16.7.1.1 Parity Error Signal Output Function

When the UiERE bit in the UiC1 register (i=0 to 4) is set to "1" (output), the parity error signal output can be provided. The parity error signal output is provided when a parity error is detected upon receiving data. A low-level ("L") signal output is provided from the TxDi pin in the timing shown in Figure 16.31. When reading the UiRB register during a parity error output, the PER bit in the UiRB register is set to "0" (no error occurs) and a high-level ("H") signal output is again provided simultaneously.

16.7.1.2 Parity Error Signal

To determine whether the parity error signal is output, the port that shares a pin with the RxDi pin is read by using an end-of-transmit interrupt routine.



Figure 16.31 Parity Error Signal Output Timing (LSB First)

16.7.2 Format

16.7.2.1 Direct Format

Set the PRYE bit in the UiMR register (i=0 to 4) to "1" (parity enabled), the PRY bit to "1" (even parity), the UFORM bit in the UiC0 register to "0" (LSB first) and the UiLCH bit in the UiC1 register to "0" (not inversed). When data are transmitted, data set in the UiTB register are transmitted with the even-numbered parity, starting from D_0. When data are received, received data are stored in the UiRB register, starting from D_0. The even-numbered parity determines whether a parity error occurs.

16.7.2.2 Inverse Format

Set the PRYE bit to "1", the PRY bit to "0" (odd parity), the UFORM bit to "1" (MSB first) and the UiLCH bit to "1" (inversed). When data are transmitted, values set in the UiTB register are logically inversed and are transmitted with the odd-numbered parity, starting from D_7. When data are received, received data are logically inversed to be stored in the UiRB register, starting from D_7. The odd-numbered parity determines whether a parity error occurs.



Figure 16.32 SIM Interface Format

17. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter with a capacitive coupling amplifier.

The result of an A/D conversion is stored into the A/D registers corresponding to selected pins. It is stored into the AD00 register only when DMAC operating mode is entered.

Table 17.1 lists specifications of the A/D converter. Figure 17.1 shows a block diagram of the A/D converter. Figures 17.2 to 17.6 show registers associated with the A/D converter.

NOTE

This section is described in the 144-pin package only as an example.
The $AN15_0$ to $AN15_7$ pins are not included in the 100-pin package.

Table 17.1 A/D Converter Specifications

Item	Specification
A/D Conversion Method	Successive approximation (with a capacitive coupling amplifier)
Analog Input Voltage(1)	0V to AVCC (VCC)
Operating Clock, ØAD(2)	fAD, fAD/2, fAD/3, fAD/4, fAD/6, fAD/8
Resolution	8 bits or 10 bits
Operating Mode	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1, multi-port single sweep mode, multi-port repeat sweep mode 0
Analog Input Pins(3)	34 pins 8 pins each for AN (AN0 to AN7), AN0 (AN00 to AN07), AN2 (AN20 to AN27), AN15 (AN150 to AN157) 2 extended input pins (ANEX0 and ANEX1)
A/D Conversion Start Condition	• Software trigger The ADST bit in the AD0CON0 register is set to "1" (A/D conversion started) by program • External trigger (re-trigger is enabled) When a falling edge is applied to the $\overline{\text{ADTRG}}$ pin after the ADST bit is set to "1" by program • Hardware trigger (re-trigger is enabled) The timer B2 interrupt request of the three-phase motor control timer functions (after the ICTB2 counter completes counting) is generated after the ADST bit is set to "1" by program
Conversion Rate Per Pin	• Without the sample and hold function 8-bit resolution : 49 ØAD cycles 10-bit resolution : 59 ØAD cycles • With the sample and hold function 8-bit resolution : 28 ØAD cycles 10-bit resolution : 33 ØAD cycles

NOTES:

1. Analog input voltage is not affected by the sample and hold function status.
2. ØAD frequency must be 16 MHz or below when VCC=5V.
   Without the sample and hold function, the ØAD frequency is 250 kHz or above.
   With the sample and hold function, the ØAD frequency is 1 MHz or above.
3. AVCC = VREF = VCC, A/D input voltage (for AN0 to AN7, AN00 to AN07 and AN20 to AN27, AN150 to AN157, ANEX0 and ANEX1) ≤ VCC.



NOTE:
1. These pins are provided in the 144-pin package.

Figure 17.1 A/D Converter Block Diagram

A/D0 Control Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
AD0CON0	0396_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
CH0	Analog Input Pin Select Bit(2, 3, 8, 9)	b2 b1 b0 0 0 0: ANi0 0 0 1: ANi1 0 1 0: ANi2 0 1 1: ANi3 1 0 0: ANi4 1 0 1: ANi5 1 1 0: ANi6 1 1 1: ANi7 (i=none, 0, 2, 15)	RW
CH1			RW
CH2			RW
MD0	A/D Operating Mode Select Bit 0(2, 6, 7)	b4 b3 0 0: One-shot mode 0 1: Repeat mode 1 0: Single sweep mode 1 1: Repeat sweep mode 0 or 1	RW
MD1			RW
TRG	Trigger Select Bit	0: Software trigger 1: External trigger, hardware trigger(4)	RW
ADST	A/D Conversion Start Flag	0: A/D conversion stops 1: A/D conversion starts(4)	RW
CKS0	Frequency Select Bit	(Note 5)	RW

NOTES:

1. When the AD0CON0 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. Analog input pins must be set again after changing an A/D operating mode.
3. The CH2 to CH0 bit settings are enabled in one-shot mode and repeat mode.
4. To set the TRG bit to "1", select the cause of trigger by setting the TRG0 bit in the AD0CON2 register. Then set the ADST bit to "1" after the TRG bit is set to "1".
5. $\varnothing_{AD}$ frequency must be under 16 MHz when V_{CC}=5V.
   Combination of the CKS0, CKS1, and CKS2 bits selects $\varnothing_{AD}$.

The CKS2 Bit in the AD0CON3 Register	The CKS0 Bit in the AD0CON0 Register	The CKS1 Bit in the AD0CON1 Register	$\varnothing_{AD}$
0	0	0	f_{AD} divided by 4
		1	f_{AD} divided by 3
	1	0	f_{AD} divided by 2
		1	f_{AD}
1	0	0	f_{AD} divided by 8
		1	f_{AD} divided by 6

6. When the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled), set the MD1 and MD0 bits to "10_2" to enter multi-port single sweep mode and to "11_2" to enter multi-port repeat sweep mode 0.
7. When the MSS bit is set to "1", the MD1 and MD0 bits cannot be set to "00_2" or "01_2".
8. $AV_{CC}=V_{REF}=V_{CC}$, AD input voltage (for AN_0 to AN_7, $AN0_0$ to $AN0_7$, $AN2_0$ to $AM2_7$, $AN15_0$ to $AN15_7$, ANEX0, ANEX1) ≤ V_{CC}.
9. Set the PSC_7 bit in the PSC register to "1" to use the P10 pin as an analog input pin.

Figure 17.2 AD0CON0 Register

A/D0 Control Register 1(1)



Symbol	Address	After Reset
AD0CON1	0397_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
SCAN0	A/D Sweep Pin Select Bit(2, 10)	Single sweep mode and repeat sweep mode 0 b1 b0 0 0: ANi0, ANi1 0 1: ANi0 to ANi3 1 0: ANi0 to ANi5 1 1: ANi0 to ANi7	RW
SCAN1		Repeat sweep mode 1(3) b1b0 0 0: ANi0 0 1: ANi0, ANi1 1 0: ANi0 to ANi2 1 1: ANi0 to ANi3 (i=none, 0, 2, 15) Multi-port single sweep mode and multi-port repeat sweep mode 0(4) b1b0 1 1: ANi0 to ANi7	RW
MD2	A/D Operating Mode Select Bit 1	0: Any mode other than repeat sweep mode 1 1: Repeat sweep mode 1(5)	RW
BITS	8/10-Bit Mode Select Bit	0: 8-bit mode 1: 10-bit mode	RW
CKS1	Frequency Select Bit	(Note 6)	RW
VCUT	VREF Connection Bit	0: No VREF connection(11) 1: VREF connection	RW
OPA0	External Op-Amp Connection Mode Bit(7, 9)	b7 b6 0 0: ANEX0 and ANEX1 are not used(8) 0 1: Signal into ANEX0 is A/D converted 1 0: Signal into ANEX1 is A/D converted 1 1: External op-amp connection mode	RW
OPA1			RW

NOTES:
1. When the AD0CON1 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. The SCAN1 and SCAN0 bit settings are disabled in single sweep mode, repeat sweep mode 0, repeat sweep mode 1, mutli-port single sweep mode and multi-port repeat sweep mode 0.
3. This pin is commonly used in the A/D conversion when the MD2 bit is set to "1".
4. In multi-port single sweep mode or multi-port repeat sweep mode 0, do not set the SCAN1 and SCAN0 bits to any setting other than "11_2".
5. When the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled), set the MD2 bit to "0".
6. Refer to the note for the CKS0 bit in the AD0CON0 register.
7. In one-shot mode and repeat mode, the OPA1 and OPA0 bits can be set to "01_2" or "10_2" only. Do not set the OPA0 and OPA1 bits to "01_2" or "10_2" in other modes.
8. To set the OPA1 and OPA0 bits to "00_2", set the PSL3_5 bit in PSL3 register to "0" (other than ANEX0) and the PSL3_6 bit to "0" (other than ANEX1).
9. When the MSS bit is set to "1", set the OPA1 and OPA0 bits to "00_2".
10. $AV_{CC}=V_{REF}=V_{CC}$, AD input voltage (for AN_0 to AN_7, $AN0_0$ to $AN0_7$, $AN2_0$ to $AM2_7$, $AN15_0$ to $AN15_7$, ANEX0, ANEX1) $\leq V_{CC}$.
11. Do not set the VCUT bit to "0" during the A/D conversion.
    V_{REF} is a reference voltage for AD0 only. The VCUT bit setting does not affect the V_{REF} performance of the D/A converter.

Figure 17.3 AD0CON1 Register

A/D0 Control Register 2(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0		X	X			

Symbol	Address	After Reset
AD0CON2	0394_{16}	$XX0X\ X000_2$

Bit Symbol	Bit Name	Function	RW
SMP	A/D Conversion Method Select Bit	0: Without the sample and hold funtion 1: With the sample and hold function	RW
APS0	Analog Input Port Select Bit(2, 3)	b2b1 0 0: AN_0 to AN_7, ANEX0, ANEX1 0 1: $AN15_0$ to $AN15_7$ 1 0: $AN0_0$ to $AN0_7$ 1 1: $AN2_0$ to $AN2_7$	RW
APS1			RW
____ (b4 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
TRG0	External Trigger Request Cause Select Bit	0: Selects $\overline{ADTRG}$ 1: Selects a timer B2 interrupt request of the three-phase motor control timer functions (after the ICTB2 counter completes counting)	RW
____ (b7 - b6)	Reserved Bit	Set to "0". When read, its content is indeterminate.	RW

NOTES:
1. When the AD0CON2 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. When the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled), set the APS1 and APS0 bits to "01_2".
3. The APS1 and APS0 bits can be set to "01_2" in the 100-pin package only when the MSS bit in the AD0CON3 register is set to "1" (multi-port sweep mode enabled).

Figure 17.4 AD0CON2 Register

A/D0 Control Register 3(1, 2)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0					

Symbol	Address	After Reset
AD0CON3	0395_{16}	XXXX $X000_2$

Bit Symbol	Bit Name	Function	RW
DUS	DMAC Operation Select Bit(3)	0: Disables DMAC operating mode 1: Enables DMAC operating mode(4, 5)	RW
MSS	Multi-Port Sweep Mode Select Bit	0: Disables multi-port sweep mode 1: Enables multi-port sweep mode(3, 6)	RW
CKS2	Frequency Select Bit	(Note 7)	RW
MSF0	Multi-Port Sweep Status Flag(8)	b4 b3 0 0: AN_0 to AN_7 0 1: $AN15_0$ to $AN15_7$ 1 0: $AN0_0$ to $AN0_7$ 1 1: $AN2_0$ to $AN2_7$	RO
MSF1			RO
—— (b7 - b5)	Reserved Bit	Set to "0". When read, its content is indeterminate.	RW

NOTES:
1. When the AD0CON3 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. The AD0CON3 may be read uncorrectly during the A/D conversion. It must be read or written after the A/D converter stops operating.
3. When the MSS bit is set to "1", set the DUS bit to "1".
4. When the DUS bit is set to "1", the AD00 register stores all A/D conversion results.
5. When the DUS bit is set to "1", set the DMAC.
6. When the MSS bit is set to "1", set the MD2 bit in the AD0CON1 register to "0" (other than repeat sweep mode 1), the APS1 and APS0 bits in the AD0CON2 register to "01_2" ($AN15_0$ to $AN15_7$) and the OPA1 and OPA0 bits in the AD0CON1 register to "00_2" (ANEX0 and ANEX1 not used).
7. Refer to the note for the CKS0 bit in the AD0CON0 register.
8. The MSF1 and MSF0 bit settings are enabled when the MSS bit is set to "1". Value in the bit is indeterminate when the MSS bit is set to "0".

Figure 17.5 AD0CON3 Register

A/D0 Control Register 4(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0			0	0

Symbol	Address	After Reset
AD0CON4	0392_{16}	XXXX 00XX$_2$

Bit Symbol	Bit Name	Function	RW
——— (b1 - b0)	Reserved Bit	Set to "0". When read, its content is indeterminate	RW
MPS10	Multi-Port Sweep Port Select Bit(2)	b3 b2 0 0: (Note 3) 0 1: AN$_0$ to AN$_7$, AN15$_0$ to AN15$_7$ 1 0: AN$_0$ to AN$_7$, AN0$_0$ to AN0$_7$ 1 1: AN$_0$ to AN$_7$, AN2$_0$ to AN2$_7$	RW
MPS11			RW
——— (b7 - b4)	Reserved Bit	Set to "0". When read, its content is indeterminate	RW

NOTES:
1. When the AD0CON4 register is rewritten during the A/D conversion, the conversion result is indeterminate.
2. The MPS11 and MPS10 bits cannot be set to "01$_2$" in the 100-pin package.
3. When the MSS bit in the AD0CON3 regsiter is set to "0" (multi-port sweep mode disabled), set the MPS11 and MPS10 bits to "00$_2$".
   When the MSS bit is set to "1" (multi-port sweep mode enabled), set the MPS11 and MPS10 bits to "01$_2$", "10$_2$" or "11$_2$".

A/D0 Register i (i =0 to 7)(1, 2, 3, 4, 5)

b15 b8 b7 b0

Symbol	Address	After Reset
AD00	0381_{16} - 0380_{16}	00000000 XXXXXXXX$_2$
AD01 to AD03	0383_{16} - 0382_{16}, 0385_{16} - 0384_{16}, 0387_{16} - 0386_{16}	Indeterminate
AD04 to AD06	0389_{16} - 0388_{16}, $038B_{16}$ - $038A_{16}$, $038D_{16}$ - $038C_{16}$	Indeterminate
AD07	$038F_{16}$ - $038E_{16}$	Indeterminate

Function	RW
8 low-order bits in an A/D conversion result	RO
In 10-bit mode: 2 high-order bits in an A/D conversion result In 8-bit mode: When read, its content is indeterminate	RO
When read, its content is indeterminate.	RO

NOTES:
1. In DMAC operating mode, register value read by program is indeterminate.
2. Register value is indeterminate when written while the A/D conversion is stopped.
3. Register value is indeterminate if the next A/D conversion result is stored before reading the register.
4. The AD00 register is available in DMAC operating mode. Other registers are indeterminate.
5. In DMAC operating mode and 10-bit mode, set DMAC for a 16-bit transfer.

Figure 17.6 AD0CON4 Register and AD00 to AD07 Registers

17.1 Mode Description

17.1.1 One-shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 17.2 lists specifications of one-shot mode.

Table 17.2 One-shot Mode Specifications

Item	Specification
Function	The CH2 to CH0 bits in the AD0CON0 register, the OPA1 and OPA0 bits in the AD0CON1 register and the APS1 and APS0 bits in the AD0CON2 register select a pin. Analog voltage applied to the pin is converted to a digital code once
Start Condition	• When the TRG bit in the AD0CON0 register is set to "0" (software trigger), the ADST bit in the AD0CON0 register is set to "1" (A/D conversion starts) by program • When the TRG bit is set to "1" (external trigger, hardware trigger): - a falling edge is applied to the $\overline{\text{ADTRG}}$ pin after the ADST bit is set to "1" by program - The timer B2 interrupt request of three-phase motor control timer functions (after the ICTB2 register counter completes counting) is generated after the ADST bit is set to "1" by program
Stop Condition	• A/D conversion is completed (the ADST bit is set to "0" when the software trigger is selected) • The ADST bit is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	A/D conversion is completed
Analog Voltage Input Pins	Select one pin from ANi_0 to ANi_7 (i=none, 0, 2, 15), ANEX0 or ANEX1
Reading of A/D Conversion Result	• When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode disabled), the microcomputer reads the AD0j register (j=0 to 7) corresponding to selected pin • When the DUS bit is set to "1" (DMAC operating mode enabled), do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings

17.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 17.3 lists specifications of repeat mode.

Table 17.3 Repeat Mode Specifications

Item	Specification
Function	The CH2 to CH0 bits in the AD0CON0 register, the OPA1 and OPA0 bits in the AD0CON1 register and the APS1 and APS0 bits in the AD0CON2 register select a pin. Analog voltage applied to the pin is repeatedly converted to a digital code
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the AD0CON0 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	• When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode disabled), no interrupt request is generated. • When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request is generated every time an A/D conversion is completed.
Analog Voltage Input Pins	Select one pin from ANi_0 to ANi_7 (i=none, 0, 2, 15), ANEX0 or ANEX1
Reading of A/D Conversion Result	• When the DUS bit is set to "0", the microcomputer reads the AD0j register (j=0 to 7) corresponding to the selected pin. • When DUS bit is set to "1", do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings

17.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 17.4 lists specifications of single sweep mode.

Table 17.4 Single Sweep Mode Specifications

Item	Specification
Function	The SCAN1 and SCAN0 bits in the AD0CON1 register and the APS1 and APS0 bits in the AD0CON2 register select pins. Analog voltage applied to the pin is converted one-by-one to a digital code
Start Condition	Same as one-shot mode
Stop Condition	Same as one-shot mode
Interrupt Request Generation Timing	• When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode disabled), an interrupt request is generated after a sweep is completed. • When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request is generated every time an A/D conversion is completed
Analog Voltage Input Pins	Select from ANi0 and ANi1 (2 pins) (i=none, 0, 2, 15), ANi0 to ANi3 (4 pins), ANi0 to ANi5 (6 pins) or ANi0 to ANi7 (8 pins)
Reading of A/D Conversion Result	• When the DUS bit is set to "0", the microcomputer reads the AD0j register corresponding to selected pins • When DUS bit is set to "1", do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings

17.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code. Table 17.5 lists specifications of repeat sweep mode 0.

Table 17.5 Repeat Sweep Mode 0 Specifications

Item	Specification
Function	The SCAN1 and SCAN0 bits in the AD0CON1 register and the APS1 and APS0 bits in the AD0CON2 register select pins. Analog voltage applied to the pins is repeatedly converted to a digital code
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the AD0CON0 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	• When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode disabled), no interrupt request is generated • When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request is generated every time an A/D conversion is completed
Analog Voltage Input Pins	Select from ANi0 and ANi1 (2 pins) (i=none, 0, 2, 15), ANi0 to ANi3 (4 pins), ANi0 to ANi5 (6 pins) or ANi0 to ANi7 (8 pins)
Reading of A/D Conversion Result	• When the DUS bit is set to "0", the microcomputer reads the AD0j register (j=0 to 7) corresponding to selected pins • When the DUS bit is set to "1", do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings

17.1.5 Repeat Sweep Mode 1

In repeat sweep mode 1, analog voltage selectively applied to eight pins is repeatedly converted to a digital code. Table 17.6 lists specifications of repeat sweep mode 1.

Table 17.6 Repeat Sweep Mode 1 Specifications

Item	Specification
Function	The SCAN1 and SCAN0 bits in the AD0CON1 register and the APS1 and APS0 bits in the AD0CON2 register select 8 pins. Analog voltage selectively applied to 8 pins is repeatedly converted to a digital code e.g., When ANi0 is selected (i =none, 0, 2, 15), analog voltage is converted to a digital code in the following order: ANi0 → ANi1 → ANi0 → ANi2→ ANi0 → ANi3 ..... etc.
Start Condition	Same as one-shot mode (Any trigger generated during an A/D conversion is invalid)
Stop Condition	The ADST bit is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	• When the DUS bit in the AD0CON3 register is set to "0" (DMAC operating mode disabled), no interrupt request is generated • When DUS bit is set to "1" (DMAC operating mode enabled), an interrupt request is generated every time an A/D conversion is completed
Analog Voltage Input Pins	ANi0 to ANi7 (8 pins)
Prioritized Pins	ANi0 (1 pin), ANi0 and ANi1 (2 pins), ANi0 to ANi2 (3 pins) or ANi0 to ANi3 (4 pins)
Reading of A/D Conversion Result	• When the DUS bit is set to "0", the microcomputer reads the AD0j register (j=0 to 7) corresponding to selected pins • When the DUS bit is set to "1", do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings

17.1.6 Multi-Port Single Sweep Mode

In multi-port single sweep mode, analog voltage applied to 16 selected pins is converted one-by-one to a digital code. Set the DUS bit in the AD0CON3 register to "1" (DMAC operating mode enabled). Table 17.7 lists specifications of multi-port single sweep mode.

Table 17.7 Multi-Port Single Sweep Mode Specifications

Item	Specification
Function	The MPS11 and MPS10 bits in the AD0CON4 register select 16 pins. Analog voltage applied to 16 pins is converted one-by-one to a digital code in the following order: AN_0 to AN_7 → ANi_0 to ANi_7 (i=0, 2, 15) e.g., When the MPS11 and MPS10 bits are set to "10_2" (AN_0 to AN_7, $AN0_0$ to $AN0_7$), analog voltage is converted to a digital code in the following order: AN_0 → AN_1 → AN_2 → AN_3 → AN_4 → AN_5 → AN_6 → AN_7 → $AN0_0$ → $AN0_1$ → ..... → $AN0_6$ → $AN0_7$
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit in the AD0CON0 register is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	An interrupt request is generated every time A/D conversion is completed (Set the DUS bit to "1")
Analog Voltage Input Pins	Select from AN_0 to AN_7 → $AN15_0$ to $AN15_7$, AN_0 to AN_7 → $AN0_0$ to $AN0_7$ or AN_0 to AN_7 → $AN2_0$ to $AN2_7$
Reading of A/D Conversion Result	Do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings (Set the DUS bit to "1")

17.1.7 Multi-Port Repeat Sweep Mode 0

In multi-port repeat sweep mode 0, analog voltage that is applied to 16 selected pins is repeatedly converted to a digital code. Set the DUS bit in the AD0CON3 register to "1" (DMAC operating mode enabled). Table 17.8 lists specifications of multi-port repeat sweep mode 0.

Table 17.8 Multi-Port Repeat Sweep Mode 0 Specifications

Item	Specification
Function	The MPS11 and MPS10 bits in the AD0CON4 register select 16 pins. Analog voltage applied to the 16 pins is repeatedly converted to a digital code in the following order: AN_0 to AN_7 → ANi_0 to ANi_7 (i=0, 2, 15) e.g., When the MPS11 and MPS10 bits are set to "10_2" (AN_0 to AN_7, $AN0_0$ to $AN0_7$), analog voltage is repeatedly converted to a digital code in the following order: AN_0 → AN_1 → AN_2 → AN_3 → AN_4 → AN_5 → AN_6 → AN_7 → $AN0_0$ → $AN0_1$ → ..... → $AN0_6$ → $AN0_7$
Start Condition	Same as one-shot mode
Stop Condition	The ADST bit is set to "0" (A/D conversion stopped) by program
Interrupt Request Generation Timing	An interrupt request is generated after each A/D conversion is completed (Set the DUS bit to "1")
Analog Voltage Input Pins	Selectable from AN_0 to AN_7 → $AN15_0$ to $AN15_7$, AN_0 to AN_7 → $AN0_0$ to $AN0_7$ or AN_0 to AN_7 → $AN2_0$ to $AN2_7$
Reading of A/D Conversion Result	Do not read the AD00 register. A/D conversion result is stored in the AD00 register after the A/D conversion is completed. DMAC transfers the conversion result to any memory space. Refer to **12. DMAC** for DMAC settings (Set the DUS bit to "1")

17.2 Functions

17.2.1 Resolution Select Function

The BITS bit in the AD0CON1 register determines the resolution. When the BITS bit is set to "1" (10-bit precision), the A/D conversion result is stored into bits 9 to 0 in the AD0j register (j = 0 to 7). When the BITS bit is set to "0" (8-bit precision), the A/D conversion result is stored into bits 7 to 0 in the AD0j register.

17.2.2 Sample and Hold Function

When the SMP bit in the AD0CON2 register is set to "1" (with the sample and hold function), A/D conversion rate per pin increases to 28 ØAD cycles for 8-bit resolution and 33 ØAD cycles for 10-bit resolution. The sample and hold function is available in all operating modes. Start the A/D conversion after selecting whether the sample and hold function is to be used or not.

17.2.3 Trigger Select Function

The TRG bit in the AD0CON0 register and the TRG0 bit in the AD0CON2 register select the trigger to start the A/D conversion. Table 17.9 lists settings of the trigger select function.

Table 17.9 Trigger Select Function Settings

Bit and Setting		Trigger
AD0CON0 Register	AD0CON2 Register	
TRG = 0	-	Software trigger The A/D0 starts the A/D conversion when the ADST bit in the AD0CON0 register is set to "1"
TRG = 1(1)	TRG0 = 0	External trigger(2) Falling edge of a signal applied to $\overline{\text{ADTRG}}$
	TRG0 = 1	Hardware trigger(2) The timer B2 interrupt request of three-phase motor control timer functions (after the ICTB2 counter completes counting)

NOTES:
1. A/D0 starts the A/D conversion when the ADST bit is set to "1" (A/D conversion started) and a trigger is generated.
2. The A/D conversion is restarted if an external trigger or a hardware trigger is inserted during the A/D conversion. (The A/D conversion in process is aborted.)

17.2.4 DMAC Operating Mode

DMAC operating mode is available with all operating modes. When the A/D converter is in multi-port single sweep mode or multi-port repeat sweep mode 0, the DMAC operating mode must be used. When the DUS bit in the AD0CON3 register is set to "1" (DMAC operating mode enabled), all A/D conversion results are stored into the AD00 register. DMAC transfers data from the AD00 register to any memory space every time an A/D conversion is completed in each pin. 8-bit DMA transfer must be selected for 8-bit resolution and 16-bit DMA transfer for 10-bit resolution. Refer to **12. DMAC** for instructions.

17.2.5 Extended Analog Input Pins

In one-shot mode and repeat mode, the ANEX0 and ANEX1 pins can be used as analog input pins. The OPA1 and OPA0 bits in the AD0CON1 register select which pins to use as analog input pins. An A/D conversion result for the ANEX0 pin is stored into the AD00 register. The result for the ANEX1 pin is stored into the AD01 register, but is stored into the AD00 register when the DUS bit in the AD0CON3 register is set to "1" (DMAC operating mode enabled).

Set the APS1 and APS0 bits in the AD0CON2 register to "00$_2$" (AN_0 to AN_7, ANEX0, ANEX1) and the MSS bit in the AD0CON3 register to "0" (multi-port sweep mode disabled).

17.2.6 External Operating Amplifier (Op-Amp) Connection Mode

In external op-amp connection mode, multiple analog voltage can be amplified by one external op-amp using extended analog input pins ANEX0 and ANEX1.

When the OPA1 and OPA0 bits in the AD0CON1 register are set to "11$_2$" (external op-amp connection), voltage applied to the AN_0 to AN_7 pins are output from ANEX0. Amplify this output signal by an external op-amp and apply it to ANEX1.

Analog voltage applied to ANEX1 is converted to a digital code and the A/D conversion result is stored into the corresponding AD0j register (j=0 to 7). A/D conversion rate varies depending on the response of the external op-amp. The ANEX0 pin cannot be connected to the ANEX1 pin directly.

Set the APS1 and APS0 bits in the AD0CON2 register to "00$_2$" (AN_0 to AN_7, ANEX0, ANEX1).

Figure 17.7 shows an example of an external op-amp connection.

Table 17.10 Extended Analog Input Pin Settings

AD0CON1 Register		ANEX0 Function	ANEX1 Function
OPA1 Bit	OPA0 Bit		
0	0	Not used	Not used
0	1	$P9_5$ as an analog input	Not used
1	0	Not used	$P9_6$ as an analog input
1	1	Output to an external op-amp	Input from an external op-amp



Figure 17.7 External Op-Amp Connection

17.2.7 Power Consumption Reducing Function

When the A/D converter is not used, the VCUT bit in the AD0CON1 register isolates the resistor ladder of the A/D converter from the reference voltage input pin (VREF). Power consumption is reduced by shutting off any current flow into the resistor ladder from the VREF pin.

When using the A/D converter, set the VCUT bit to "1" (VREF connection) before setting the ADST bit in the AD0CON0 register to "1" (A/D conversion started). Do not set the ADST bit and VCUT bit to "1" simultaneously, nor set the VCUT bit to "0" (no VREF connection) during the A/D conversion. The VCUT bit does not affect the VREF performance of the D/A converter.

17.2.8 Output Impedance of Sensor Equivalent Circuit under A/D Conversion

For perfect A/D converter performance, complete internal capacitor (C) charging, shown in Figure 17.8, for the specified period (T) as sampling time. Output Impedance of the sensor equivalent circuit (R0) is determined by the following equations:

$$V_C = V_{IN}\{1 - e^{-\frac{1}{C(R0+R)}t}\}$$

$$\text{When } t = T,\quad V_C = V_{IN} - \frac{X}{Y}V_{IN} = V_{IN}\left(1 - \frac{X}{Y}\right)$$

$$e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$$

$$-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$$

$$R0 = -\frac{T}{C \cdot \ln\frac{X}{Y}} - R$$

where:

VC = Voltage between pins
R = Internal resistance of the microcomputer
X = Precision (error) of the A/D converter
Y = Resolution of the A/D converter (1024 in 10-bit mode, and 256 in 8-bit mode)

Figure 17.8 shows analog input pin and external sensor equivalent circuit. The impedance (R0) can be obtained if the voltage between pins (VC) changes from 0 to VIN-(0.1/1024) VIN in the time (T), when the difference between VIN and VC becomes 0.1LSB.

(0.1/1024) means that A/D precision drop, due to insufficient capacitor charge, is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error, however, is the value of absolute precision added to 0.1LSB.

When ØAD = 10 MHz, T = 0.3 µs in the A/D conversion mode with the sample and hold function. Output impedance (R0) for sufficiently charging capacitor (C) in the time (T) is determined by the following equation:

Using T = 0.3 µs, R = 7.8 kΩ, C = 1.5 pF, X = 0.1, Y = 1024,

$$R0 = -\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \cdot \ln\frac{0.1}{1024}} - 7.8 \times 10^{3} = 13.9 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately 13.9 kΩ maximum.



Figure 17.8 Analog Input Pin and External Sensor Equivalent Circuit

18. D/A Converter

The D/A converter consists of two separate 8-bit R-2R ladder D/A converters.
Digital code is converted to an analog voltage when a value is written to the corresponding DAi registers (i=0,1). The DAiE bit in the DACON register determines whether the D/A conversion result output is provided or not. Set the DAiE bit to "1" (output enabled) to disable a pull-up of a corresponding port.
Output analog voltage (V) is calculated from value n (n=decimal) set in the DAi register.

$$V = \frac{V_{REF} \times n}{256} \quad (n = 0 \text{ to } 255)$$

V_{REF} : reference voltage (not related to VCUT bit setting in the AD0CON1 register)

Table 18.1 lists specifications of the D/A converter. Table 18.2 lists the DA0 and DA1 pin settings. Figure 18.1 shows a block diagram of the D/A converter. Figure 18.2 shows the D/A control register. Figure 18.3 shows a D/A converter equivalent circuit.
When the D/A converter is not used, set the DAi register to "00$_{16}$" and the DAiE bit to "0" (output disabled).

Table 18.1 D/A Converter Specifications

Item	Specification
D/A Conversion Method	R-2R
Resolution	8 bits
Analog Output Pin	2 channels

Table 18.2 Pin Settings

Port	Function	Bit and Setting		
		PD9 Register(1)	PS3 Register(1)	PSL3 Register
P9$_3$	DA$_0$ output	PD9_3=0	PS3_3=0	PSL3_3=1
P9$_4$	DA$_1$ output	PD9_4=0	PS3_4=0	PSL3_4=1

NOTE:
1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.



Figure 18.1 D/A Converter

D/A Control Register

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
DACON	$039C_{16}$	XXXX $XX00_2$

Bit Symbol	Bit Name	Function	RW
DA0E	D/A0 Output Enable Bit	0: Disables an output 1: Enables an output	RW
DA1E	D/A1 Output Enable Bit	0: Disables an output 1: Enables an output	RW
____ (b7 - b2)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

D/A Register i (i=0, 1)

b7 b0

Symbol	Address	After Reset
DA0, DA1	0398_{16}, $039A_{16}$	Indeterminate

Function	Setting Range	RW
Output value of D/A conversion	00_{16} to FF_{16}	RW

Figure 18.2 DACON Register, DA0 and DA1 Registers



NOTES:
1. The above applies when the DA0 register is set to "$2A_{16}$".
2. This circuitry is the same for D/A1.
3. To reduce power consumption when the D/A converter is not used, set the DAiE bit (i=0, 1) to "0" (output disabled) and the DAi register to "00_{16}" to stop current from flowing into the R-2R resistor.
4. V_{REF} is not related to VCUT bit setting in the AD0CON1 register.

Figure 18.3 D/A Converter Equivalent Circuit

19. CRC Calculation

The CRC (Cyclic Redundancy Check) calculation detects an error in data blocks. A generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) generates CRC code.

The CRC code is a 16-bit code generated for a block of data of desired length. This block of data is in 8-bit units.The CRC code is set in the CRCD register every time one-byte data is transferred to the CRCIN register after a default value is written to the CRCD register. CRC code generation for one-byte data is completed in two cycles.

Figure 19.1 shows a block diagram of a CRC circuit. Figure 19.2 shows CRC-associated registers. Figure 19.3 shows an example of the CRC calculation.



Figure 19.1 CRC Calculation Block Diagram

CRC Data Register

b15 b8 b7 b0

Symbol	Address	After Reset
CRCD	037D16- 037C16	Indeterminate

Function	Setting Range	RW
After default value is written to the CRCD register, the CRC code can be read from the CRCD register by writing data to the CRCIN register. Bit position of the default value is inversed. The inversed value is read as the CRC code.	000016 to FFFF16	RW

CRC Input Register

b7 b0

Symbol	Address	After Reset
CRCIN	037E16	Indeterminate

Function	Setting Range	RW
Data input. Inverse bit position of data	0016 to FF16	RW

Figure 19.2 CRCD Register and CRCIN Register

CRC Calculation and Setup Procedure to Generate CRC Code for "80C4$_{16}$"

○ CRC Calculation for M32C

CRC Code: a remainder of a division, $\frac{\text{value of the CRCIN register with inversed bit position}}{\text{generator polynomial}}$

Generator Polynomial: $X^{16} + X^{12} + X^5 + 1$ (1 0001 0000 0010 0001$_2$)

○ Setting Steps

(1) Inverse a bit position of "80C4$_{16}$" per byte by program

"80$_{16}$" → "01$_{16}$", "C4$_{16}$" → "23$_{16}$"

(2) Set "0000$_{16}$" (default value) → b15 b0 CRCD register

(3) Set "01$_{16}$" → b7 b0 CRCIN register

Bit position of the CRC code for "80$_{16}$" (9188$_{16}$) is inversed to "1189$_{16}$", which is stored into the CRCD register in 3rd cycle.

b15 b0 1189$_{16}$ CRCD register

(4) Set "23$_{16}$" → b7 b0 CRCIN register

Bit position of the CRC code for "80C4$_{16}$" (8250$_{16}$) is inversed to "0A41$_{16}$", which is stored into the CRCD register in 3rd cycle.

b15 b0 0A41$_{16}$ CRCD register

○ Details of CRC Calculation

As shown in (3) above, bit position of "01$_{16}$" (00000001$_2$) written to the CRCIN register is inversed and becomes "10000000$_2$".

Add "1000 0000 0000 0000 0000 0000$_2$", as "10000000$_2$" plus 16 digits, to "0000$_{16}$" as the default value of the CRCD register to perform the modulo-2 division.

```
                                  1000 1000
1 0001 0000 0010 0001 ) 1000 0000 0000 0000 0000 0000   ← data
                        1000 1000 0001 0000 1
                             1000 0001 0000 1000 0
                             1000 1000 0001 0000 1
                                  1001 0001 1000 1000
```

Generator Polynomial

CRC Code

Modulo-2 Arithmetic is calculated on the law below.

0 + 0 = 0
0 + 1 = 1
1 + 0 = 1
1 + 1 = 0
- 1 = 1

"0001 0001 1000 1001$_2$ (1189$_{16}$)", the remainder "1001 0001 1000 1000$_2$ (9188$_{16}$)" with inversed bit position, can be read from the CRCD register.

When going on to (4) above, "23$_{16}$ (00100011$_2$)" written in the CRCIN register is inversed and becomes "11000100$_2$".

Add "1100 0100 0000 0000 0000 0000$_2$", as "11000100$_2$" plus 16 digits, to "1001 0001 1000 1000$_2$" as a remainder of (3) left in the CRCD register to perform the modulo-2 division.

"0000 1010 0100 0001$_2$ (0A41$_{16}$)", the remainder with inversed bit position, can be read from CRCD register.

Figure 19.3 CRC Calculation

20. X/Y Conversion

The X/Y conversion rotates a 16 x 16 matrix data by 90 degrees and inverses high-order bits and low-order bits of a 16-bit data. Figure 20.1 shows the XYC register.

The 16-bit XiR register (i=0 to 15) and 16-bit YjR register (j=0 to 15) are allocated to the same address. The XiR register is a write-only register, while the YjR register is a read-only register. Access the XiR and YjR registers from an even address in 16-bit units. Performance cannot be guaranteed if the XiR and YiR registers are accessed in 8-bit units.

X/Y Control Register



Symbol	Address	After Reset
XYC	$02E0_{16}$	$XXXX\ XX00_2$

Bit Symbol	Bit Name	Function	RW
XYC0	Read Mode Set Bit	0: Data is converted 1: Data is not convered	RW
XYC1	Write Mode Set Bit	0: Bit alignment is not converted 1: Bit alignment is converted	RW
—— (b7 - b2)	Noting is assigned. When write, set to "0". When read, its content is indeterminate.		—

Figure 20.1 XYC Register

The XYC0 bit in the XYC register determines how to read the YjR register.
By reading the YjR register when the XYC0 bit is set to "0" (data conversion), bit j in the X0R to X15R registers can be read simultaneously.
For example, bit 0 in the X0R register can be read if reading bit 0 in the Y0R register, bit 0 in the X1R register if reading bit 1 in the Y0R register..., bit 0 in the X14R register if reading bit 14 in the Y0R register and bit 0 in the X15R register if reading bit 15 in the Y0R register.
Figure 20.2 shows the conversion table when the XYC0 bit is set to "0". Figure 20.3 shows an example of the X/Y conversion.



Figure 20.2 Conversion Table when Setting the XYC0 Bit to "0"



Figure 20.3 X/Y Conversion

By reading the YjR register when the XYC0 bit in the XYC register is set to "1" (no data conversion), the value written to the XiR register can be read directly. Figure 20.4 shows the conversion table when the XYC0 bit is set to "1."



Figure 20.4 Conversion Table when Setting the XYC0 Bit to "1"

The XYC1 bit in the XYC register selects bit alignment of the value in the XiR register.
By writing to the XiR register while the XYC1 bit is set to "0" (no bit alignment conversion), bit alignment is written as is. By writing to the XiR register while the XYC1 bit is set to "1" (bit sequence replaced), bit alignment is written inversed.
Figure 20.5 shows the conversion table when the XYC1 bit is set to "1".



Figure 20.5 Conversion Table when Setting the XYC1 Bit to "1"

21. Intelligent I/O

The intelligent I/O is a multifunctional I/O port for time measurement, waveform generating, clock synchronous serial I/O, clock asynchronous serial I/O (UART), HDLC data processing and more.
The intelligent I/O has one 16-bit base timer for free-running operation, eight 16-bit registers for time measurement and waveform generating and two sets of two 8-bit shift registers for communications.
Table 21.1 lists functions and channels of the intelligent I/O.

Table 21.1 Intelligent I/O Functions and Channels

Function	Description	
Time Measurement(1)	8 channels	
Digital Filter	8 channels	
Trigger Input Prescaler	2 channels (channel 6 and channel 7)	
Trigger Input Gate	2 channels (channel 6 and channel 7)	
Waveform Generating(1)	8 channels	
Single-Phase Waveform Output Mode	8 channels	
Phase-Delayed Waveform Output Mode	8 channels	
SR Waveform Output Mode	8 channels	
Communication	Communication unit 0	Communication unit 1
Clock Synchronous Serial I/O Mode	Available	Available
UART Mode	Not Available	
HDLC Data Processing Mode	Available	

NOTE:
1. The time measurement function and the waveform generating function share a pin.

The time measurement function and waveform generating function can be selected for each channel.
The communication function is available by a combining multiple channels.

Figures 21.1 shows a block diagram of the intelligent I/O. Figure 21.2 shows a block diagram of the intelligent I/O communication.



NOTE:
1. Each register is placed in a reset state after the G1BCR0 register supplies the clock.

DIV4 to DIV0, BCK1 and BCK0: Bits in the G1BCR0 Register
BTS: Bit in the G1BCR1 Register
CTS1 and CTS0, DF1 and DF0, GT, PR: Bits in the G1TMCRj Register (j=0 to 7)
MOD2 to MOD0: Bits in the G1POCRj Register
BTRE: Bit in the G1POCR0 Register

Figure 21.1 Intelligent I/O Block Diagram



NOTE:
1. See Figure 10.14.

CKDIR: Bit in the GiMR Register (i=0,1)
TXSL, RXSL: Bits in the GiEMR Register
CCS1 and CCS0: Bits in the CCS Register

Figure 21.2 Intelligent I/O Communication Block Diagram

Figures 21.3 to 21.8 show registers associated with the intelligent I/O base timer, the time measurement function and waveform generating function. (For registers associated with the communication function, see Figures 21.19 to 21.28.)

Base Timer Register 1(2)



Symbol	Address	After Reset
G1BT	0121_{16} - 0120_{16}	Indeterminate

Function	Setting Range	RW
• When the base timer is counting: When read, the value of the base timer can be read. When write, the counter starts counting from the value written. When the base timer is reset, the G1BT register is set to "0000_{16}"(1). • When the base timer is reset: The G1BT register is set to "0000_{16}" but value is indeterminate. No value is written(1).	0000_{16} to $FFFF_{16}$	RW

NOTES:
1. The base timer stops only when the BCK1 and BCK0 bits in the G1BCR0 register are set to "00_2" (clock stopped). The base timer counts when the BCK1 and BCK0 bits are set to a value other than "00_2". When the BTS bit in the G1BCR1 register is set to "0", the base timer is reset continually, remaining set to "0000_{16}". This, in effect, places the base timer in a "no counting" state. When the BTS bit is set to "1", this state is cleared and counting starts.
2. The G1BT register reflects the base timer value after one half f_{BT1} cycle.

Base Timer Control Register 10



Symbol	Address	After Reset
G1BCR0	0122_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
BCK0	Count Source Select Bit	b1b0 0 0: Clock stops 0 1: Do not set to this value 1 0: Two-phase pulse signal is applied(1) 1 1: f_1	RW
BCK1			RW
DIV0	Count Source Divide Ratio Select Bit	If setting value is *n* (*n* = 0 to 31), count source is divided by 2(*n* + 1). No division if *n*=31. b6 b5 b4 b3 b2 (*n*=0) 0 0 0 0 0: Divide-by-2 (*n*=1) 0 0 0 0 1: Divide-by-4 (*n*=2) 0 0 0 1 0: Divide-by-6 ⋮ (*n*=30) 1 1 1 1 0: Divide-by-62 (*n*=31) 1 1 1 1 1: No division	RW
DIV1			RW
DIV2			RW
DIV3			RW
DIV4			RW
IT	Base Timer Interrupt Select Bit	0: Bit 15 overflows 1: Bit 14 overflows	RW

NOTE:
1. This setting can be used only when the UD1 and UD0 bits in the G1BCR1 register are set to "10_2" (two-phase signal processing mode). Do not set the BCK1 and BCK0 bits to "10_2" when setting the UD1 and UD0 bits to "00_2" (counter increment mode) or "01_2" (Counter increment/decrement mode).

Figure 21.3 G1BT Register and G1BCR0 Register

Base Timer Control Register 11

b7	b6	b5	b4	b3	b2	b1	b0
X				0			X

Symbol	Address	After Reset
G1BCR1	0123_{16}	X000 000X$_2$

Bit Symbol	Bit Name	Function	RW
____ (b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
RST1	Base Timer Reset Cause Select Bit 1	0: The base timer is not reset by matching with the G1PO0 register 1: The base timer is reset by matching with the G1PO0 register(1)	RW
RST2	Base Timer Reset Cause Select Bit 2	0: The base timer is not reset by applying "L" to the $\overline{INT0}$ or $\overline{INT1}$ pin 1: The base timer is reset by applying "L" to the $\overline{INT0}$ or $\overline{INT1}$ pin(2)	RW
____ (b3)	Reserved Bit	Set to "0"	RW
BTS	Base Timer Start Bit	0: Base timer is reset 1: Base timer starts counting	RW
UD0	Counter Increment/ Decrement Control Bit	b6b5 0 0: Counter increment mode 0 1: Counter increment/decrement mode 1 0: Two-phase pulse signal processing mode(3) 1 1: Do not set to this value	RW
UD1			RW
____ (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. The base timer is reset after two f_{BT1} clock cycles when the base timer value matches the G1PO0 register setting. (See **Figure 21.7** for details on the G1PO0 register.) When the RST1 bit is set to "1", the G1POj register (j=1 to 7) for the waveform generating function and communication function must be set to a value smaller than the G1PO0 register.
2. The IPSA_0 bit in the IPSA register can select the $\overline{INT0}$ or $\overline{INT1}$ pin.
3. In two-phase pulse signal processing mode, the base timer is not reset, even though the RST1 bit is set to "1", if the counter is decremented after two clock cycles when the base timer value matches the G1PO0 register setting.

Figure 21.4 G1BCR1 Register

Time Measurement Control Register 1j (j=0 to 7)



Symbol	Address	After Reset
G1TMCR0 to G1TMCR3	0118_{16}, 0119_{16}, $011A_{16}$, $011B_{16}$	00_{16}
G1TMCR4 to G1TMCR7	$011C_{16}$, $011D_{16}$, $011E_{16}$, $011F_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
CTS0	Time Measurement Trigger Select Bit	b1b0 0 0: No time measurement 0 1: Rising edge 1 0: Falling edge 1 1: Both edges	RW
CTS1			RW
DF0	Digital Filter Function Select Bit	b3b2 0 0: No digital filter 0 1: Do not set to this value 1 0: f_{BT1} 1 1: f_1	RW
DF1			RW
GT	Gate Function Select Bit(1)	0: Gate function is not used 1: Gate function is used	RW
GOC	Gate Function Clear Select Bit(1, 2, 3)	0: Not cleared 1: The gate is cleared when the base timer matches the GiPOk register	RW
GSC	Gate Function Clear Bit(1, 2)	The gate is cleared by setting the GSC bit to "1"	RW
PR	Prescaler Function Select Bit(1)	0: Not used 1: Used	RW

NOTES:
1. The GT, GOC, GSC and PR bits in the G1TMCR6 and G1TMCR7 registers can be used to select these functions.
   Set all bits 7 to 4 in the G1TMCR0 to G1TMCR5 registers to "0".
2. The GOC and GSC bits are enabled only when the GT bit is set to "1".
3. The GOC bit is set to "0" after the gate function is cleared. See **Figure 21.7** about the G1POk register (k=4 when j=6 and k=5 when j=7).

Time Measurement Prescaler Register 1j (j=6,7)



Symbol	Address	After Reset
G1TPR6, G1TPR7	0124_{16}, 0125_{16}	00_{16}

Function	Setting Range	RW
If the setting value is *n*, the base timer value is stored into G1TMj register whenever a trigger input is counted by *n+1*(1)	00_{16} to FF_{16}	RW

NOTE:
1. The first prescaler, after the PR bit setting in the G1TMCRj register is changed from "0" (not used) to "1" (used), may be divided by *n* rather than *n+1*. The subsequent prescaler is divided by *n+1*.

Figure 21.5 G1TMCR0 to G1TMCR7 Registers, G1TPR6 and G1TPR7 Registers

Time Measurement Register 1j (j=0 to 7)



Symbol	Address	After Reset
G1TM0 to G1TM2	0101_{16} - 0100_{16}, 0103_{16} - 0102_{16}, 0105_{16} - 0104_{16}	Indeterminate
G1TM3 to G1TM5	0107_{16} - 0106_{16}, 0109_{16} - 0108_{16}, $010B_{16}$ - $010A_{16}$	Indeterminate
G1TM6, G1TM7	$010D_{16}$ - $010C_{16}$, $010F_{16}$ - $010E_{16}$	Indeterminate

Function	Setting Range	RW
The base timer value is stored every measurement timing	———	RO

Waveform Generating Control Register 1j (j=0 to 7)



Symbol	Address	After Reset
G1POCR0	0110_{16}	0000 $X000_2$
G1POCR1 to G1POCR3	0111_{16}, 0112_{16}, 0113_{16}	0X00 $X000_2$
G1POCR4 to G1POCR7	0114_{16}, 0115_{16}, 0116_{16}, 0117_{16}	0X00 $X000_2$

Bit Symbol	Bit Name	Function	RW
MOD0	Operating Mode Select Bit	b2b1b0 0 0 0: Single waveform output mode 0 0 1: SR waveform output mode(1) 0 1 0: Phase-delayed waveform output mode 0 1 1: Do not set to this value 1 0 0: Do not set to this value 1 0 1: Do not set to this value 1 1 0: Do not set to this value(2) 1 1 1: Use communication function output(3)	RW
MOD1			RW
MOD2			RW
——— (b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
IVL	Output Initial Value Select Bit(6)	0: "L" output as default value 1: "H" output as default value	RW
RLD	G1POj Register Value Reload Timing Select Bit	0: Reloads the G1POj register when value is written 1: Reloads the G1POj register when the base timer is reset	RW
BTRE	Base Timer Reset Enable Bit(4)	0: Enables base timer reset when bit 15 in the base timer overflows 1: Enables base timer reset when bit 9 in the base timer overflows(7)	RW
INV	Inverse Output Function Select Bit(5)	0: Output is not inversed 1: Output is inversed	RW

NOTES:
1. This setting is enabled only for even channels. In SR waveform output mode, values written to the corresponding odd channel (next channel after an even channel) are ignored. Even channels provides waveform output. Odd channels provides no waveform output.
2. To receive data in UART mode, set the G1POCR2 register to "0000 0110_2".
3. This setting is enabled only for channels 0 and 1. To use the ISTxD1 pin, set the MOD2 to MOD0 bits in the G1POCR0 register to "111_2". To use the ISCLK1 pin for an output, set the MOD2 to MOD0 bits in the G1POCR1 register to"111_2". Do not set the MOD2 to MOD0 bits to "111_2" except in channels 0 and 1 and for the communication function.
4. The BTRE bit is provided in the G1POCR0 register only. Set each bit 6 in the G1POCR1 to G1POCR7 registers to "0".
5. The inverse output function is the final step in waveform generating process. When the INV bit is set to "1", an "H" signal is provided a default output by setting the IVL bit to "0"; and an "L" signal is provided by setting it to "1".
6. To output either "H" or "L" signal set in the IVL bit, set the FSCj bit in the G1FS register to "0" (waveform generating function selected) and IFEj bit in the G1FE register to "1" (channel j function enabled). Then set the IVL bit to "0" or "1".
7. When the BTRE bit is set to "1", set the BCK1 and BCK0 bits in the G1BCR0 register to "11_2" (f_1) and the UD1 and UD0 bits in the G1BCR1 register to "00_2" (counter increment mode).

Figure 21.6 G1TM0 to G1TM7 Registers and G1POCR0 to G1POCR7 Registers

Waveform Generating Register 1j (j=0 to 7)



Symbol	Address	After Reset
G1PO0 to G1PO2	0101_{16}-0100_{16}, 0103_{16}-0102_{16}, 0105_{16}-0104_{16}	Indeterminate
G1PO3 to G1PO5	0107_{16}-0106_{16}, 0109_{16}-0108_{16}, $010B_{16}$-$010A_{16}$	Indeterminate
G1PO6 to G1PO7	$010D_{16}$-$010C_{16}$, $010F_{16}$-$010E_{16}$	Indeterminate

Function	Setting Range	RW
• When the RLD bit in the G1POCRj register is set to "0", value is reloaded into the G1POj register for output as soon as written, for example, a waveform output, reflecting the value. • When the RLD bit is set to "1", the value is reloaded when the base timer is reset. The value written can be read until reloading.	0000_{16} to $FFFF_{16}$	RW

Function Select Register 1



Symbol	Address	After Reset
G1FS	0127_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
FSC0	Channel 0 Time Measurement/Waveform Generating Function Select Bit	0: Selects the waveform generating function 1: Selects the time measurement function	RW
FSC1	Channel 1 Time Measurement/Waveform Generating Function Select Bit		RW
FSC2	Channel 2 Time Measurement/Waveform Generating Function Select Bit		RW
FSC3	Channel 3 Time Measurement/Waveform Generating Function Select Bit		RW
FSC4	Channel 4 Time Measurement/Waveform Generating Function Select Bit		RW
FSC5	Channel 5 Time Measurement/Waveform Generating Function Select Bit		RW
FSC6	Channel 6 Time Measurement/Waveform Generating Function Select Bit		RW
FSC7	Channel 7 Time Measurement/Waveform Generating Function Select Bit		RW

Figure 21.7 G1PO0 to G1PO7 Registers and G1FS Register

Function Enable Register 1



Symbol	Address	After Reset
G1FE	0126_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
IFE0	Channel 0 Function Enable Bit	0: Disables functions for channel j 1: Enables functions for channel j (j=0 to 7)	RW
IFE1	Channel 1 Function Enable Bit		RW
IFE2	Channel 2 Function Enable Bit		RW
IFE3	Channel 3 Function Enable Bit		RW
IFE4	Channel 4 Function Enable Bit		RW
IFE5	Channel 5 Function Enable Bit		RW
IFE6	Channel 6 Function Enable Bit		RW
IFE7	Channel 7 Function Enable Bit		RW

Figure 21.8 G1FE Register

21.1 Base Timer

The base timer is a free-running counter that counts an internally generated count source.
Table 21.2 lists specifications of the base timer. Figures 21.3 and 21.4 show registers associated with the base timer. Figure 21.9 shows a block diagram of the base timer. Figure 21.10 shows an example of the base timer in counter increment mode. Figure 21.11 shows an example of the base timer in counter increment/decrement mode. Figure 21.12 shows an example of two-phase pulse signal processing mode.

Table 21.2 Base Timer Specifications

Item	Specification
Count Source (f_{BT1})	f_1 divided by $2(n+1)$, two-phase pulse input divided by $2(n+1)$ n: determined by the DIV4 to DIV0 bits in the G1BCR0 register n=0 to 31; however no division when n=31
Counting Operation	The base timer increments the counter value The base timer increments and decrements the counter value Two-phase pulse signal processing
Counter Start Condition	The BTS bit in the G1BCR1 register is set to "1" (base timer starts counting)
Counter Stop Condition	The BTS bit in the G1BCR1 register is set to "0" (base timer reset)
Base Timer Reset Condition	• The value of the base timer matches the value of the G1PO0 register • An low-level ("L") signal is applied to the $\overline{INT0}$ or $\overline{INT1}$ pin • Bit 15 or bit 9 in the base timer overflows
Value when the Base Timer is Reset	"0000_{16}"
Interrupt Request	The BT1R bit in the IIO4IR register is set to "1" (interrupt requested) when bit 9, bit 14 or bit 15 in the base timer overflows (See Figure 10.14.)
Read from Base Timer	• The G1BT register indicates the counter value while the base timer is running • The G1BT register is indeterminate when the base timer is reset
Write to Base Timer	When a value is written while the base timer is running, the timer counter immediately starts counting from this value. No value can be written while the base timer is reset
Selectable Function	• Counter increment/decrement mode The base timer starts counting when the BTS bit is set to "1". After reaching to "$FFFF_{16}$", the timer counter is then decremented back to "0000_{16}". If the RST1 bit in the G1BCR1 register is set to "1" (the base timer is reset by matching with the G1PO0 register), the timer counter starts decrementing in two counts after the base timer matches the G1PO0 register. The base timer increments the counter value again when the timer counter reaches "0000_{16}." (See **Figure 21.11**.) • Two-phase pulse processing mode Two-phase pulse signals from $P7_6$ and $P7_7$ pins or $P8_0$ and $P8_1$ pins are counted as well. (See Figure 21.12.) The IPSA_0 bit in the IPSA register controls input pin selection. (Refer to **23. Programmable I/O Ports**) 



Figure 21.9 Base Timer Block Diagram

Table 21.3 Base Timer Associated Register Settings

(Also applies when using time measurement function, waveform generating function and communication function)

Register	Bit	Function
G1BCR0	BCK1, BCK0	Select count source
	DIV4 to DIV0	Select divide ratio of count source
	IT	Select the base timer interrupt
G1BCR1	RST2, RST1	Select source for a base timer reset
	BTS	Used to start the base timer independently
	UD1, UD0	Select how to count
G1POCR0	BTRE	Select source for a base timer reset
G1BT	-	Read or write base timer value

Set the following registers to set the RST1 bit to "1" (base timer reset by matching the base timer with the G1PO0 register).

G1POCR0	MOD2 to MOD0	Set to "000$_2$" (single-phase waveform output mode)
G1PO0	-	Set reset cycle
G1FS	FSC0	Set to "0" (waveform generating function)
G1FE	IFE0	Set to "1" (channel operation start)

(1) When the IT bit in the G1BCR0 register is set to "0" (bit 15 in the base timer overflows)



The above applies under the following conditions:
- The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
- The UD1 and UD0 bits in the G1BCR1 register are set to "00$_2$" (counter increment mode)

(2) When the IT bit is set to "1" (bit 14 in the base timer overflows)



The above applies under the following conditions:
- The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
- The UD1 and UD0 bits in the G1BCR1 register are set to "00$_2$" (counter increment mode)

Figure 21.10 Counter Increment Mode

(1) When the IT bit in the G1BCR0 register is set to "0" (bit 15 in the base timer overflows)



The above applies under the following conditions:
- The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
- The UD1 and UD0 bits in the G1BCR1 register are set to "01$_2$" (counter increment/decrement mode)

(2) When the IT bit is set to "1" (bit 14 in the base timer overflows)



The above applies under the following conditions:
- The RST1 in the G1BCR1 register is set to "0" (the base timer is not reset by matching the G1PO0 register)
- The UD1 and UD0 bits in the G1BCR1 register are set to "01$_2$" (counter increment/decrement mode)

(3) When the RST1 bit in the G1BCR1 register is set to "1" (the base timer is reset by matching with the G1PO0 register)



The above applies under the following conditions:
- Value of G1PO0 register: "8000$_{16}$"
- The UD1 and UD0 bits in the G1BCR1 register are set to "01$_2$" (counter increment/decrement mode)

Figure 21.11 Counter Increment/Decrement Mode



NOTES:
1. 1.5 f_{BT1} clock cycles or more are required.
2. Set the IPSA_0 bit in the IPSA register to select either port.

Figure 21.12 Base Timer Operation in Two-phase Pulse Signal Processing Mode

21.2 Time Measurement Function

When external trigger is applied, the base timer value is stored into the G1TMj register (j=0 to 7). Table 21.4 shows specifications of the time measurement function. Tables 21.5 and 21.6 list pin settings of the time measurement function. Figures 21.13 and 21.14 show operation examples of the time measurement function. Figure 21.15 shows an operation example of the prescaler function and gate function.

Table 21.4 Time Measurement Function Specifications

Item	Specification
Measurement Channel	Channels 0 to 7
Trigger Input Polarity	Rising edge, falling edge and both edges of the INPC1j pin
Measurement Start Condition	The IFEj bit in the G1FE register is set to "1" (channel j function enabled) while the FSCj bit (j=0 to 7) in the G1FS register is set to "1" (time measurement function selected)
Measurement Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Time Measurement Timing	• No prescaler: every time a trigger signal is applied • Prescaler (for channel 6 and channel 7): every *G1TPRk register (k=6,7) value +1* times a trigger signal is applied
Interrupt Request Generating Timing	The TM1jR bit in the interrupt request register (See Figure 10.14) is set to "1" (interrupt requested) at time measurement timing
INPC1j Pin Function	Trigger input pin
Selectable Function	• Digital filter function The digital filter samples a trigger input signal level every f_1 or f_{BT1} cycles and passes pulse signals, matching trigger input signal level three times • Prescaler function (for channel 6 and channel 7) Time measurement is executed every *G1TPRk register value +1* times a trigger signal is applied • Gate function (for channel 6 and channel 7) After time measurement by the first trigger input, trigger input cannot be accepted. However, while the GOC bit in the G1TMCRk register is set to "1" (gate cleared by matching the base timer with the G1POp register (p=4 when k=6, p=5 when k=7), trigger input can be accepted again by matching the base timer value with the G1POp register setting or by setting the GSC bit in the G1TMCRk register is set to "1"

Table 21.5 Pin Settings for Time Measurement Function

Pin	Bit and Setting		
	PS1, PS2, PS5, PS8 Registers	PD7, PD8, PD11, PD14 Registers	IPS Register
P7$_0$/INPC1$_6$	PS1_0 = 0	PD7_0 = 0	IPS1 = 0
P7$_1$/INPC1$_7$	PS1_1 = 0	PD7_1 = 0	
P7$_3$/INPC1$_0$	PS1_3 = 0	PD7_3 = 0	
P7$_4$/INPC1$_1$	PS1_4 = 0	PD7_4 = 0	
P7$_5$/INPC1$_2$	PS1_5 = 0	PD7_5 = 0	
P7$_6$/INPC1$_3$	PS1_6 = 0	PD7_6 = 0	
P7$_7$/INPC1$_4$	PS1_7 = 0	PD7_7 = 0	
P8$_1$/INPC1$_5$	PS2_1 = 0	PD8_1 = 0	
P11$_0$/INPC10$^{(1)}$	PS5_0 = 0	PD11_0 = 0	IPS1 = 1
P11$_1$/INPC11$^{(1)}$	PS5_1 = 0	PD11_1 = 0	
P11$_2$/INPC12$^{(1)}$	PS5_2 = 0	PD11_2 = 0	
P11$_3$/INPC13$^{(1)}$	PS5_3 = 0	PD11_3 = 0	
P14$_0$/INPC14$^{(1)}$	PS8_0 = 0	PD14_0 = 0	
P14$_1$/INPC15$^{(1)}$	PS8_1 = 0	PD14_1 = 0	
P14$_2$/INPC16$^{(1)}$	PS8_2 = 0	PD14_2 = 0	
P14$_3$/INPC17$^{(1)}$	PS8_3 = 0	PD14_3 = 0	

NOTE:
1. This port is provided in the 144-pin package only.

Table 21.6 Time Measurement Function Associated Register Settings

Register	Bit	Function
G1TMCRj	CTS1, CTS0	Select a time measurement trigger
	DF1, DF0	Select the digital filter function
	GT, GOC, GSC	Select the gate function
	PR	Select the prescaler function
G1TPRk	-	Setting value of the prescaler
G1FS	FSCj	Set to "1" (time measurement function)
G1FE	IFEj	Set to "1" (channel j function enabled)

j = 0 to 7 k = 6, 7

Bit configurations and functions vary with channels used.

Registers associated with the time measurement function must be set after setting registers associated with the base timer.



i= 0 to 4, 8 to 10
j= 0 to 7

The above applies under the following conditions:

- The CTS1 and CTS0 bits in the G1TMCRj registers are set to "01$_2$" (rising edge). The PR bit is set to "0" (no prescaler used) and the GT bit is set to "0" (no gate function used).
- The RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$" (no base timer reset). The UD1 and UD0 bits are set to "00$_2$" (counter increment mode).

To set the base timer to "0000$_{16}$" (setting the RST1 bit to "1" and the RST2 bit to "0") when the base timer value matches the G1PO0 register setting, the base timer is set to "0000$_{16}$" after it reaches *the G1PO0 register value +2*.

Figure 21.13 Time Measurement Function (1)

(1) When selecting the rising edge as a time measurement trigger
(The CTS1 and CTS0 bits in the G1TMCRj register (j=0 to 7) are set to "01$_2$")



NOTES:
1. Bits in the IIO0IR to IIO4IR, IIO8IR to IIO10IR registers. See Figure 10.14 about the TM1jR bit.
2. Input pulse applied to the INPC1j pin requires 1.5 fBT1 clock cycles or more.

(2) When selecting both edges as a time measurement trigger
(The CTS1 and CTS0 bits are set to "11$_2$")



NOTES:
1. Bits in the IIO0IR to IIO4IR, IIO08IR to IIO10IR registers. See Figure 10.14 about the TM1jR bit.
2. No interrupt is generated if the microcomputer receives a trigger signal when the TM1jR bit is set to "1". However, the value of the G1TMj register changes.

(3) Trigger signal when using the digital filter
(The DF1 and DF0 bits in the G1TMCRj register are set to "10$_2$" or "11$_2$")



NOTE:
1. fBT1 when the DF1 and DF0 bits are set to "10$_2$", and f1 when to "11$_2$".

Figure 21.14 Time Measurement Function (2)

(1) With the Prescaler Function

(When the G1TPRj register (j=6, 7) is set to "02$_{16}$", the PR bit in the G1TMCRj register is set to "1")



NOTES:
1. This applies to cycles following the first cycle the G1TPRj register decrements after the PR bit in the G1TMCRj register is set to "1" (prescaler used).
2. Bits in the IIO0IR to IIO4IR, IIO8IR to IIO10IR registers. See Figure 10.14 for the TM1jR bit.

(2) With the Gate Function

(The gate function is cleared by matching the base timer with the G1POk register (k=4, 5).
the GT bit in the G1TMCR$_j$ register is set to "1", the GOC bit is set to "1")



NOTE:
1. Bits in the IIO0IR to IIO4IR, IIO8IR to IIO10IR registers. See Figure 10.14 for the TM1jR bit.

Figure 21.15 Prescaler Function and Gate Function

21.3 Waveform Generating Function

Waveforms are generated when the value of the base timer matches that of the G1POj register (j=0 to 7).
The waveform generating function has the following three modes :

- Single-phase waveform output mode
- Phase-delayed waveform output mode
- Set/Reset waveform output (SR waveform output) mode

Table 21.7 lists pin settings of the waveform generating function. Table 21.8 lists registers associated with the waveform generating function.

Table 21.7 Pin Settings for Waveform Generating Function

Pin	Bit and Setting			
	PS1, PS2, PS5 to PS8 Registers	PSL1, PSL2 Registers	PSC, PSC2 Registers	PSD1 Register
P7$_0$/OUTC1$_6$	PS1_0 = 1	PSL1_0 = 0	PSC_0 = 1	PSD1_0=1
P7$_1$/OUTC1$_7$	PS1_1 = 1	PSL1_1 = 0	PSC_1 = 1	PSD1_1=1
P7$_3$/OUTC1$_0$	PS1_3 = 1	PSL1_3 = 0	PSC_3 = 1	-
P7$_4$/OUTC1$_1$	PS1_4 = 1	PSL1_4 = 0	PSC_4 = 1	-
P7$_5$/OUTC1$_2$	PS1_5 = 1	PSL1_5 = 1	-	-
P7$_6$/OUTC1$_3$	PS1_6 = 1	PSL1_6 = 0	PSC_6 = 0	PSD1_6=1
P7$_7$/OUTC1$_4$	PS1_7 = 1	PSL1_7 = 1	-	-
P8$_1$/OUTC1$_5$	PS2_1 = 1	PSL2_1 = 1	PSC2_1=1	-
P11$_0$/OUTC10$^{(1)}$	PS5_0 = 1	-	-	-
P11$_1$/OUTC11$^{(1)}$	PS5_1 = 1			
P11$_2$/OUTC12$^{(1)}$	PS5_2 = 1			
P11$_3$/OUTC13$^{(1)}$	PS5_3 = 1			
P14$_0$/OUTC14$^{(1)}$	PS8_0 = 1			
P14$_1$/OUTC15$^{(1)}$	PS8_1 = 1			
P14$_2$/OUTC16$^{(1)}$	PS8_2 = 1			
P14$_3$/OUTC17$^{(1)}$	PS8_3 = 1			

NOTE:

1. This port is provided in the 144-pin package only.

Table 21.8 Waveform Generating Function Associated Register Settings

Register	Bit	Function
G1POCRj	MOD2 to MOD0	Select waveform output mode
	IVL	Select default output value
	RLD	Select a timing to reload the value of the G1POj register
	INV	Select if output level is inversed
G1POj	-	Select when output waveform is inversed
G1FS	FSCj	Set to "0" (waveform generating function)
G1FE	IFEj	Set to "1" (channel j function enabled)

j = 0 to 7

Bit configurations and functions vary with channels used.

Registers associated with the waveform generating measurement function must be set after setting registers associated with the base timer.

21.3.1 Single-Phase Waveform Output Mode

Output signal level of the OUTC1j pin becomes high ("H") when the base timer value matches the G1POj register (j=0 to 7) setting. The "H" signal switches to a low-level ("L") signal when the base timer reaches "0000_{16}". If the IVL bit in the G1POCRj register is set to "1" ("H" output as default value), an "H" signal output is provided when waveform output starts. If the INV bit is set to "1" (output inversed), the level of the waveform output is inversed. See Figure 21.16 for details on single-phase waveform output mode operation. Table 21.9 lists specifications of single-phase waveform output mode.

Table 21.9 Single-Phase Waveform Output Mode Specifications

Item	Specification
Output Waveform(2)	• Free-running operation (the RST2 and RST1 bits in the G1BCR1 register are set to "00_2") Cycle : $\frac{65536}{f_{BT1}}$ "L" width : $\frac{m}{f_{BT1}}$ "H" width : $\frac{65536-m}{f_{BT1}}$ m : setting value of the G1POj register (j=0 to 7), 0000_{16} to $FFFF_{16}$ • The base timer is cleared to "0000_{16}" by matching the base timer with the G1PO0 register (the RST1 bit is set to "1" and the RST2 bit is set to "0") Cycle : $\frac{n+2}{f_{BT1}}$ "L" width : $\frac{m}{f_{BT1}}$ "H" width : $\frac{n+2-m}{f_{BT1}}$ m : setting value of the G1POj register (j=1 to 7), 0000_{16} to $FFFF_{16}$ n : setting value of the G1PO0 register, 0001_{16} to $FFFD_{16}$ If m ≥ n+2, the output level is fixed to "L"
Waveform Output Start Condition(1)	The IFEj bit in the G1FE register is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The PO1jR bit in the interrupt request register is set to "1" (interrupt requested) when the base timer value matches the G1POj register setting. (See Figure 10.14)
OUTC1j Pin	Pulse signal output pin
Selectable Function	• Default value set function: Set starting waveform output level • Inversed output function: Waveform output signal is inversed and provided from the OUTC1j pin

NOTES:
1. Set the FSCj bit in the G1FS register to "0" (waveform generating function selected).
2. When the INV bit in the G1POCRj register is set to "1" (output inversed), the "L" width and "H" width are inversed.

(1) Free-Running Operation
(The RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$")



i=0 to 4, 8 to 10; j=0 to 7
m: Setting value of the G1POj register, 0000$_{16}$ to FFFF$_{16}$

NOTES:
1. Waveform output when the INV bit in the G1POCRj register is set to "0" (not inversed) and the IVL bit in the G1POCRi register is set to "0" (output "L" as default value).
2. Waveform output when the INV bit is set to "0" (not inversed) and the IVL bit is set to "1" ("H" output as default value).

The above applies under the following condition:
- The RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$" (no base timer reset and the UD1 and UD0 bits in the G1BCR1 register to "00$_2$" (counter increment mode).

(2) The Base Timer is Reset by Matching the Base Timer with the G1PO0 Regist
(The RST1 bit is set to "1" and the RST2 bit is set to "0")



i=0 to 4, 8 to 10; j=1 to 7
m: Setting value of the G1POj register, 0000$_{16}$ to FFFF$_{16}$
n: Setting value of the G1PO0 register, 0001$_{16}$ to FFFD$_{16}$

The above applies under the following conditions:
- The IVL bit in the G1POCRj register is set to "0" ("L" output as default value) and the INV bit is set to "0" (not inversed).
- The UD1 and UD0 bits are set to "00$_2$" (counter increment mode).
- m<n+2

Figure 21.16 Single-Phase Waveform Output Mode

21.3.2 Phase-Delayed Waveform Output Mode

Output signal level of the OUTC1j pin is inversed every time the base timer value matches the G1POj register (j=0 to 7) setting. Table 21.10 lists specifications of phase-delayed waveform output mode. Figure 21.17 lists an example of phase-delayed waveform output mode operation.

Table 21.10 Phase-Delayed Waveform Output Mode Specifications

Item	Specification
Output Waveform	• Free-running operation (the RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$") Cycle : $\frac{65536 \times 2}{f_{BT1}}$ "H" and "L" widths : $\frac{65536}{f_{BT1}}$ Setting value of the G1POj (j=0 to 7) register is 0000$_{16}$ to FFFF$_{16}$ • The base timer is cleared to "0000$_{16}$" by matching the base timer with the G1PO0 register (the RST1 bit is set to "1" and the RST2 bit is set to "0") Cycle : $\frac{2(n+2)}{f_{BT1}}$ "H" and "L" widths : $\frac{n+2}{f_{BT1}}$ n : setting value of the G1PO0 register, 0001$_{16}$ to FFFD$_{16}$ Setting value of the G1POj (j=1 to 7) register is 0000$_{16}$ to FFFF$_{16}$ If G1POj register ≥ n+2, the output level is not inversed
Waveform Output Start Condition(1)	The IFEj bit (j=0 to 7) in the G1FE register is set to "1" (channel j function enabled)
Waveform Output Stop Condition	The IFEj bit is set to "0" (channel j function disabled)
Interrupt Request	The PO1jR bit in the interrupt request register is set to "1" (interrupt requested) when the base timer vslur matches the G1POj register setting. (See Figure 10.14)
OUTC1j Pin	Pulse signal output pin
Selectable Function	• Default value set function: Set starting waveform output level • Inversed output function Waveform output level is inversed to output a waveform from the OUTC1j pin

NOTE:
1. Set the FSCj bit in the G1FS register to "0" (waveform generating function selected).

(1) Free-Running Operation
(The RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$")



i=0 to 4, 8 to 10; j=0 to 7
m: Setting value of the G1POj register, 0000$_{16}$ to FFFF$_{16}$

NOTES:
1. Waveform output when the INV bit in the G1POCRj register is set to "0" (not inversed) and the IVL bit in the G1POCRj register is set to "0" ("L" output as default value).
2. Waveform output when the INV bit is set to "0" (not inversed) and the IVL bit is set to "1" ("H" output as default value).

The above applies under the following condition:
- The RST2 and RST1 bits in the G1BCR1 register are set to "00$_2$" (no base timer reset) and the UD1 and UD0 bits in the G1BCR1 register to "00$_2$" (counter increment mode).

(2) The Base Timer is Reset when the Base Timer Matches the G1PO0 Register
(The RST1 bit is set to "1" and the RST2 bit is set to "0")



i=0 to 4, 8 to 10; j=1 to 7
m: Setting value of the G1POj register, 0000$_{16}$ to FFFF$_{16}$
n: Setting value of the G1PO0 register, 0001$_{16}$ to FFFD$_{16}$

The above applies under the following conditions:
- The IVL bit in the G1POCRj register is set to "0" ("L" output as default value) and the INV bit is set to "0" (not inversed).
- The UD1 and UD0 bits are set to "00$_2$" (counter increment mode).
- m<n+2

Figure 21.17 Phase-delayed Waveform Output Mode

21.3.3 Set/Reset Waveform Output (SR Waveform Output) Mode

Output signal level of the OUTC1j pin becomes high ("H") when the base timer value matches the G1POj register (j=0, 2, 4, 6) setting. The "H" signal switches to a low-level ("L") signal when the base timer value matches the G1POk register (k=j+1) setting or when the base timer is set to "0000_{16}". If the IVL bit in the G1POCRj register is set to "1" ("H" output as default value), an "H" signal output is provided when waveform output starts. If the INV bit is set to "1" (output inversed), the level of the output waveform is inversed. Table 21.11 lists specifications of SR waveform output mode. Figure 21.18 shows an example of a SR waveform output mode operation.

Table 21.11 SR Waveform Output Mode Specifications

Item	Specification
Output Waveform(2)	• Free-running operation (the RST2 and RST1 bits in the G1BCR1 register are set to "00_2") (1) m < n "H" width : $\frac{n-m}{f_{BT1}}$ "L" width : $\frac{m\ (3)}{f_{BT1}} + \frac{65536 - n^{(4)}}{f_{BT1}}$ (2) m ≥ n "H" width : $\frac{65536 - m}{f_{BT1}}$ "L" width : $\frac{m}{f_{BT1}}$ m : setting value of the G1POj register (j=0, 2, 4, 6) n : setting value of the G1POk register (k=j+1) • The base timer is cleared to "0000_{16}" by matching the base timer with the G1PO0 register(1) (the RST1 bit is set to "1" and the RST2 bit is set to "0") (1) m < n < p+2 "H" width : $\frac{n-m}{f_{BT1}}$ "L" width : $\frac{m\ (3)}{f_{BT1}} + \frac{p + 2 - n^{(4)}}{f_{BT1}}$ (2) m < p+2 ≤ n "H" width : $\frac{p + 2 - m}{f_{BT1}}$ "L" width : $\frac{m}{f_{BT1}}$ (3) If m ≥ p+2, the output level is fixed to "L" m : setting value of the G1POj register (j=2, 4, 6), 0000_{16} to $FFFF_{16}$ n : setting value of the G1POk register (k=j+1), 0000_{16} to $FFFF_{16}$ p : setting value of the G1PO0 register, 0001_{16} to $FFFD_{16}$

NOTES:
1. When the G1PO0 register resets the base timer, the channel 0 and 1 SR waveform generating functions are not available.
2. When the INV bit in the G1POCRj register is set to "1" (output inversed), the "L" width and "H" width are inversed.
3. Waveform from base timer reset until when output level becomes "H".
4. Waveform from when output level becomes "L" until base timer reset.

Table 21.11 SR Waveform Output Mode Specifications (Continued)

Item	Specification
Waveform Output Start Condition(5)	The IFEq bit (q=0 to 7) in the G1FE register is set to "1" (channel q function enabled)
Waveform Output Stop Condition	The IFEq bit is set to "0" (channel q function disabled)
Interrupt Request	The PO1jR bit in the interrupt request register is set to "1" (interrupt requested) when the value of the base timer matches that of the G1POj register. The PO1kR bit in the interrupt request register is set to "1" (imterrupt requested) when the value of the base timer matches that of the G1POk register. (See Figure 10.14)
OUTC1j Pin	Pulse signal output pin
Selectable Function	• Default value set function: Set starting waveform output level • Inversed output function Waveform output level is inversed to provide a waveform from the OUTC1j pin

NOTE:

5. Set the FSCj bit in the G1FS register to "0" (waveform generating function selected).

(1) Free-Running Operation
(The RST2 to RST0 bits in the G1BCR1 register are set to "002")



i=0 to 4, 8 to 10; j=0, 2, 4, 6; k=j+1
m: Setting value of the G1POj register, 0000_{16} to $FFFF_{16}$
n: Setting value of the G1POk register, 0000_{16} to $FFFF_{16}$

NOTES:
1. Waveform output when the INV bit in the G1POCRj register is set to "0" (not inversed) and the IVL bit in the G1POCRj register is set to "0" (output "L" as default value).
2. Waveform output when the INV bit is set to "0" (not inversed) and the IVL bit is set to "1" ("H" output as default value).

The above applies under the following conditions:
- The RST2 and RST1 bits in the G1BCR1 register are set to "00_2" (no base timer reset) and the UD1 and UD0 bits in the G1BCR1 register to "00_2" (counter increment mode).
- m<n

(2) The Base Timer is Reset when the Base Timer Matches the G1PO0 Register
(The RST1 bit is set to "1" and the RST2 bit is set to "0")



i=0 to 4, 8 to 10; j=2, 4, 6; k=j+1
m: Setting value of the G1POj register, 0000_{16} to $FFFF_{16}$
n: Setting value of the G1POk register, 0000_{16} to $FFFF_{16}$
p: Setting value of the G1PO0 register, 0001_{16} to $FFFD_{16}$

The above applies under the following conditions:
- The IVL bit in the G1POCRj register is set to "0" ("L" output as default value) and the INV bit is set to "0" (not inversed).
- The UD1 and UD0 bits are set to "00_2" (counter increment mode).
- m<n<p+2

Figure 21.18 SR Waveform Output Mode

21.4 Communication Unit 0 and 1 Communication Function

In the intelligent I/O communication unit 1, 8-bit clock synchronous serial I/O, 8-bit clock asynchronous serial I/O (UART) or HDLC data processing is available. In the communication unit 0, 8-bit clock synchronous serial I/O or HDLC data processing is available.

Figures 21.19 to 21.28 show registers associated with the communication function.



Receive Input Register i (i=0,1)

b7	b0	Symbol	Address	After Reset
		G0RI, G1RI	$00EC_{16}$, $012C_{16}$	Indeterminate

Function	Setting Range	RW
Set data to be transmitted to a received data generation circuit	00_{16} to FF_{16}	WO

Transmit Output Register i (i=0,1)

b7	b0	Symbol	Address	After Reset
		G0TO, G1TO	$00EE_{16}$, $012E_{16}$	Indeterminate

Function	RW
Can read a data transmitted by a transmitted data generation circuit	RO

Figure 21.19 G0RI and G1RI Registers, G0TO and G1TO Registers

SI/O Communication Control Register i (i=0, 1)



Symbol	Address	After Reset
G0CR, G1CR	00EF16, 012F16	0000 X0112

Bit Symbol	Bit Name	Function	RW
TI	Transmit Buffer Empty Flag	0: Data in the GiTB register 1: No data in the GiTB register	RO
TXEPT	Transmit Register Empty Flag	0: Data in the transmit register (during transmission) 1: No data in the transmit register (transmit completed)	RO
RI	Receive Complete Flag	0: No data in the GiRB register 1: Data in the GiRB register	RO
____ (b3)	Nothing is assigned. When write, set to "0". When read, its contents is indeterminate.		—
TE	Transmit Enable Bit	0: Transmit disabled 1: Transmit enabled	RW
RE	Receive Enable Bit	0: Receive disabled 1: Receive enabled	RW
IPOL	ISRxD Input Polarity Switch Bit	0: No inverse 1: Inverse(1)	RW
OPOL	ISTxD Output Polarity Switch Bit	0: No inverse 1: Inverse(1)	RW

NOTE:
1. Set this bit to "1" when using UART mode.

SI/O Receive Buffer Register i (i=0, 1)



Symbol	Address	After Reset
G0RB, G1RB	00E916-00E816, 012916-012816	X000 XXXX XXXX XXXX2

Bit Symbol	Bit Name	Function	RW
____ (b7 - b0)	————	Received data	RW
____ (b11 - b8)	Nothing is assigned. When read, its content is indeterminate.		—
OER	Overrun Error Flag	0: No overrun error 1: Overrun error found	RO
FER	Framing Error Flag(1)	0: No framing error 1: Framing error found	RO
PER	Parity Error Flag(1)	0: No parity error 1: Parity error found	RO
____ (b15)	Nothing is assigned. When read, its content is indeterminate.		—

NOTE:
1. Nothing is assigned in the FER and PER bits in the G0RB register. When read, its content is indeterminate.

Figure 21.20 G0CR and G1CR Registers, G0RB and G1RB Registers

SI/O Communication Mode Register 0

b7	b6	b5	b4	b3	b2	b1	b0
		0	0	0			

Symbol	Address	After Reset
G0MR	00ED16	0016

Bit Symbol	Bit Name	Function	RW
GMD0	Communication Mode Select Bit	b1b0 0 1 : Clock synchronous serial I/O mode 1 1 : HDLC data processing mode(1)	RW
GMD1			RW
CKDIR	Internal/External Clock Select Bit	0: Internal clock 1: External clock	RW
—— (b5 - b3)	Reserved Bit	Set to "0"	RW
UFORM	Transfer Format Select Bit	0: LSB first 1: MSB first	RW
IRS	Transmit Interrupt Cause Select Bit	0: No data in the G0TB register (TI=1) 1: Transmission is completed (TXEPT=1)	RW

NOTE:
1. Do not set to any bit combinations except the above.

SI/O Communication Mode Register 1

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
G1MR	012D16	0016

Bit Symbol	Bit Name	Function	RW
GMD0	Communication Mode Select Bit	b1b0 0 0 : UART mode 0 1 : Clock synchronous serial I/O mode 1 0 : Special communication mode(1) 1 1 : HDLC data processing mode	RW
GMD1			RW
CKDIR	Internal/External Clock Select Bit	0 : Internal clock 1 : External clock	RW
STPS	Stop Bit Length Select Bit	0: 1 stop bit 1: 2 stop bits	RW
PRY	Parity Odd/Even Select Bit	0: Odd parity 1: Even parity	RW
PRYE	Parity Enable Select Bit	0: Parity disabled 1: Parity enabled	RW
UFORM	Transfer Format Select Bit	0: LSB first 1: MSB first	RW
IRS	Transmit Interrupt Cause Select Bit	0: No data in the G1TB register (TI=1) 1: Transmission is completed (TXEPT=1)	RW

NOTE:
1. In M32C/88, do not set the GMD1 and GMD0 bits to "102" except when using in motor vehicles.

Figure 21.21 G0MR and G1MR Registers

SI/O Expansion Mode Register 0(1)



Symbol	Address	After Reset
G0EMR	00FC16	0016

Bit Symbol	Bit Name	Function	RW
(b0)	Reserved Bit	Set to "0"	RW
CRCV	CRC Default Value Select Bit	0: Set to "000016" 1: Set to "FFFF16"	RW
ACRC	CRC Reset Select Bit	0: Not reset 1: Reset(2)	RW
BSINT	Bit Stuffing Error Interrupt Select Bit	0: Not used 1: Used	RW
RXSL	Receive Source Switch Bit	0: ISRxD0 pin 1: G0RI register	RW
TXSL	Transmit Source Switch Bit	0: ISTxD0 pin 1: G0TO register	RW
CRC0	CRC Generation Polynomial Select Bit	b7b6 0 0: X^8+X^4+X+1 0 1: Do not set to this value 1 0: $X^{16}+X^{15}+X^2+1$ 1 1: $X^{16}+X^{12}+X^5+1$	RW
CRC1			RW

NOTES:
1. The G0EMR register is used in HDLC data processing mode. It must be in a reset state or set to "0016" in clock synchronous serial I/O mode.
2. CRC is reset when data in the G0CMP3 register matches received data.

SI/O Expansion Mode Register 1(1)



Symbol	Address	After Reset
G1EMR	013C16	0016

Bit Symbol	Bit Name	Function	RW
SMODE	Synchronous Mode Select Bit	0: Re-synchronous mode not used 1: Re-synchronous mode	RW
CRCV	CRC Default Value Select Bit	0: Set to "000016" 1: Set to "FFFF16"	RW
ACRC	CRC Reset Select Bit	0: Not reset 1: Reset(2)	RW
BSINT	Bit Stuffing Error Interrupt Select Bit	0: Not used 1: Used	RW
RXSL	Receive Source Switch Bit	0: ISRxD1 pin 1: G1RI register	RW
TXSL	Transmit Source Switch Bit	0: ISTxD1 pin 1: G1TO register	RW
CRC0	CRC Generation Polynomial Select bit	b7b6 0 0: X^8+X^4+X+1 0 1: Do not set to this value 1 0: $X^{16}+X^{15}+X^2+1$ 1 1: $X^{16}+X^{12}+X^5+1$	RW
CRC1			RW

NOTES:
1. The G1EMR register is used in special communication mode or HDLC data processing mode. It must be in a reset state or be set to "0016" in clock synchronous serial I/O mode or UART mode.
2. CRC is reset when data in the G1CMP3 register matches received data.

Figure 21.22 G0EMR and G1EMR Registers

SI/O Expansion Transmit Control Register 0(1)

b7	b6	b5	b4	b3	b2	b1	b0
		0		0	0	0	0

Symbol	Address	After Reset
G0ETC	00FF16	0000 0XXX2

Bit Symbol	Bit Name	Function	RW
——— (b3 - b0)	Reserved Bit	Set to "0"	—
TCRCE	Transmit CRC Enable Bit	0: Not used 1: Used	RW
——— (b5)	Reserved Bit	Set to "0"	RW
TBSF0	Transmit Bit Stuffing "1" Insert Select Bit	0: "1" is not inserted 1: "1" is inserted	RW
TBSF1	Transmit Bit Stuffing "0" Insert Select Bit	0: "0" is not inserted 1: "0" is inserted	RW

NOTE:
1. The G0ETC register is used in HDLC data processing mode. It must be in a reset state or set to "0016" in clock synchronous serial I/O mode.

SI/O Expansion Transmit Control Register 1(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
G1ETC	013F16	0000 0XXX2

Bit Symbol	Bit Name	Function	RW
——— (b2 - b0)	Reserved Bit	When read, its content is indeterminate	RO
SOF	SOF Transmit Request Bit	0: Not requested to transmit SOF 1: Requested to transmit SOF	RW
TCRCE	Transmit CRC Enable Bit	0: Not used 1: Used	RW
ABTE	Arbitration Enable Bit	0: Not used 1: Used	RW
TBSF0	Transmit Bit Stuffing "1" Insert Select Bit	0: "1" is not inserted 1: "1" is inserted	RW
TBSF1	Transmit Bit Stuffing "0" Insert Select Bit	0: "0" is not inserted 1: "0" is inserted	RW

NOTE:
1. The G1ETC register is used in special communication mode or HDLC data processing mode. It must be in a reset state or set to "0016" in clock synchronous serial I/O mode or UART mode.

Figure 21.23 G0ETC and G1ETC Registers

SI/O Expansion Receive Control Register i (i=0,1)(1)



Symbol	Address	After Reset
G0ERC, G1ERC	00FD16, 013D16	0016

Bit Symbol	Bit Name	Function	RW
CMP0E	Data Compare Function 0 Select Bit	0: The GiDR register (receive data register) is not compared with the GiCMP0 register 1: The GiDR register is compared with the GiCMP0 register	RW
CMP1E	Data Compare Function 1 Select Bit	0: The GiDR register (receive data register) is not compared with the GiCMP1 register 1: The GiDR register is compared with the GiCMP1 register	RW
CMP2E	Data Compare Function 2 Select Bit	0: The GiDR register (receive data register) is not compared with the GiCMP2 register 1: The GiDR register is compared with the GiCMP2 register	RW
CMP3E	Data Compare Function 3 Select Bit	0: The GiDR register (receive data register) is not compared with the GiCMP3 register 1: The GiDR register is compared with the GiCMP3 register(2)	RW
RCRCE	Receive CRC Enable Bit	0: Not used 1: Used	RW
RSHTE	Receive Shift Operation Enable Bit	0: Receive shift operation disabled 1: Receive shift operation enabled	RW
RBSF0	Receive Bit Stuffing "1" Delete Select Bit	0: "1" is not deleted 1: "1" is deleted	RW
RBSF1	Receive Bit Stuffing "0" Delete Select Bit	0: "0" is not deleted 1: "0" is deleted	RW

NOTES:
1. The GiERC register is used in special communication mode or HDLC data processing mode.
   It must be set to "0010 00002" in clock synchronous serial I/O mode.
   It must be in a reset state or be set to "0016" in UART mode.
2. When the ACRC bit in the GiEMR register is set to "1" (CRC reset function used), set the CMP3E bit to "1".

Figure 21.24 G0ERC and G1ERC Registers

SI/O Special Communication Interrupt Detect Register 0 (1, 2)

b7	b6	b5	b4	b3	b2	b1	b0
				0		0	0

Symbol	Address	After Reset
G0IRF	00FE16	0016

Bit Symbol	Bit Name	Function	RW
——— (b1 - b0)	Reserved Bit	Set to "0"	RW
BSERR	Bit Stuffing Error Detect Flag	0: Not detected 1: Detected	RW
——— (b3)	Reserved Bit	Set to "0"	RW
IRF0	Interrupt Cause Determination Flag 0	0: The G0DR register (receive data register) does not match the G0CMP0 register 1: The G0DR register matches the G0CMP0 register	RW
IRF1	Interrupt Cause Determination Flag 1	0: The G0DR register (receive data register) does not match the G0CMP1 register 1: The G0DR register matches the G0CMP1 register	RW
IRF2	Interrupt Cause Determination Flag 2	0: The G0DR register (receive data register) does not match the G0CMP2 register 1: The G0DR register matches the G0CMP2 register	RW
IRF3	Interrupt Cause Determination Flag 3	0: The G0DR register (receive data register) does not match the G0CMP3 register 1: The G0DR register matches the G0CMP3 register	RW

NOTES:
1. The G0IRF register is used in HDLC data processing mode. Do not use in clock synchronous serial I/O mode.
2. The SRT0R bit in the IIO4IR register is set to "1" if the BSERR or IRF0 to IRF3 bit is set to "1".

Figure 21.25 G0IRF Register

SI/O Special Communication Interrupt Detect Register 1(1,2)

b7	b6	b5	b4	b3	b2	b1	b0
						0	0

Symbol	Address	After Reset
G1IRF	013E16	0016

Bit Symbol	Bit Name	Function	RW
——— (b1 - b0)	Reserved Bit	Set to "0"	RW
BSERR	Bit Stuffing Error Detect Flag	0 : Not detected 1 : Detected	RW
ABT	Arbitration Lost Detect Flag	0 : Not detected 1 : Detected	RW
IRF0	Interrupt Cause Determination Flag 0	0: The G1DR register (receive data register) does not match the G1CMP0 register 1: The G1DR register (receive data register) matches the G1CMP0 register	RW
IRF1	Interrupt Cause Determination Flag 1	0: The G1DR register (receive data register) does not match the G1CMP1 register 1: The G1DR register (receive data register) matches the G1CMP1 register	RW
IRF2	Interrupt Cause Determination Flag 2	0: The G1DR register (receive data register) does not match the G1CMP2 register 1: The G1DR register (receive data register) matches the G1CMP2 register	RW
IRF3	Interrupt Cause Determination Flag 3	0: The G1DR register (receive data register) does not match the G1CMP3 register 1: The G1DR register (receive data register) matches the G1CMP3 register	RW

NOTES:
1. The G1IRF register is used in special communication mode or HDLC data processing mode. It must be in a reset state or set to "0016" in clock synchronous serial I/O mode or UART mode.
2. The SRT1R bit in the IIO4IR register is also set to "1" if the BSERR, ABT, or IRF0 to IRF3 bit is set to "1".

Transmit Buffer (Receive Data) Register i (i=0,1)

b7	b0

Symbol	Address	After Reset
G0TB, G0DR	00EA16	Indeterminate
G1TB, G1DR	012A16	Indeterminate

Function	RW
Set data to be transmitted. In HDLC data processing mode, the receive data register is read by reading the GiTB register. Value is written to the transmit buffer register by writing it to the GiTB register. In HDLC data processing mode, the value set in the GiRI register is transferred to the GiDR register.	RW

Figure 21.26 G1IRF Register, G0TB and G1TB / G0DR and G1DR Registers

Data Compare Register ij (i=0,1, j=0 to 3)



Symbol	Address	After Reset
G0CMP0 to G0CMP3	$00F0_{16}$, $00F1_{16}$, $00F2_{16}$, $00F3_{16}$	Indeterminate
G1CMP0 to G1CMP3	0130_{16}, 0131_{16}, 0132_{16}, 0133_{16}	Indeterminate

Function	Setting Range	RW
Data to be compared	00_{16} to FF_{16}	RW

NOTE:
1. Set the GiMSK0 register to use the GiCMP0 register.
   Set the GiMSK1 register to use the GiCMP1 register.

Data Mask Register ij (i=0,1, j=0,1)



Symbol	Address	After Reset
G0MSK0, G0MSK1	$00F4_{16}$, $00F5_{16}$	Indeterminate
G1MSK0, G1MSK1	0134_{16}, 0135_{16}	Indeterminate

Function	Setting Range	RW
Masked data for received data Set incomparable bit to "1"	00_{16} to FF_{16}	RW

Transmit CRC Code Register i (i=0,1)



Symbol	Address	After Reset
G0TCRC, G1TCRC	$00FB_{16}$-$00FA_{16}$, $013B_{16}$-$013A_{16}$	0000_{16}

Function	RW
Result of the transmit CRC calculation(1, 2)	RO

NOTES:
1. The calculated result is reset by setting the TE bit in the GiCR register to "0" (transmit disabled). The CRCV bit in the GiEMR register selects a default value.
2. Transmit CRC calculation is performed with each bit of data transmitted while the TCRCE bit in the GiETC register is set to "1" (used).

Receive CRC Code Register i (i=0,1)



Symbol	Address	After Reset
G0RCRC, G1RCRC	$00F9_{16}$-$00F8_{16}$, 0139_{16}-0138_{16}	Indeterminate

Function	RW
Result of the receive CRC calculation(1, 2, 3)	RO

NOTES:
1. The calculated result is reset by setting the RCRCE bit in the GiERC register to "0" (not used). If the ACRC bit in the GiEMR register is set to "1" (reset), the result is reset by matching data in the GiCMPj register (j=0 to 3) with the received data.
2. The result is reset to the default value selected by the CRCV bit in the GiEMR register before reception starts.
3. Receive CRC calculation is performed with every bit of data received while the RCRCE bit in the GiERC register is set to "1" (used).

Figure 21.27 G0CMP0 to G0CMP3 Registers and G1CMP0 to G1CMP3 Registers G0MSK0 and G0MSK1 Registers, G1MSK0 and G1MSK1 Registers G0TCRC and G1TCRC Registers, G0RCRC and G1RCRC Registers

Communication Clock Select Register



Symbol: CCS | Address: $00F6_{16}$ | After Reset: $XXXX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
CCS0	Communication Unit 0 Clock Select Bit	b1b0 0 0: Do not set to this value 0 1: $f1^{(1)}$ 1 0: $f2n$ 1 1: $f8$	RW
CCS1			RW
CCS2	Communication Unit 1 Clock Select Bit	b3b2 0 0: Clock output from the channel i (i=1 to 3) 0 1: $f1^{(1)}$ 1 0: $f2n$ 1 1: $f8$	RW
CCS3			RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its contents is indeterminate.		_

NOTE:
1. This setting is enabled in HDLC data processing mode. Do not set the CCS1 and CC0 bits or CCS3 and CCS2 bits to "01_2" in other modes.

Figure 21.28 CCS Register

21.4.1 Clock Synchronous Serial I/O Mode (Communication Units 0 and 1)

In clock synchronous serial I/O mode, data is transmitted and received with the transfer clock. f_8 or f_{2n} can be selected as the communication unit 0 transfer clock. f_8, f_{2n} or the clock generated in channels 0 and 3 can be selected as the communication unit 1 transfer clock.

Table 21.12 lists specifications of clock synchronous serial I/O mode for the communication units 0 and 1. Tables 21.13 and 21.14 list clock settings. Table 21.15 lists register settings. Tables 21.16 to 21.19 list pin settings. Figure 21.29 shows an example of transmit and receive operation.

Table 21.12 Clock Synchronous Serial I/O Mode Specifications (Communication Units 0 and 1)

Item	Specification
Transfer Data Format	Transfer data : 8 bits long
Transfer Clock(1)	See Tables 21.13 and 21.14
Transmit Start Condition	Set registers associated with the waveform generating function, the GiMR and GiERC registers (i=0,1). Then, set as is written below after at least one transfer clock cycle. • Set the TE bit in the GiCR register to "1" (transmit enabled) • Set the TI bit in the GiCR register to "0" (data in the GiTB register)
Receive Start Condition	Set registers associated with the waveform generating function, the GiMR and GiERC registers. Then, set as is written below after at least one transfer clock cycle. • Set the RE bit in the GiCR register to "1" (receive enabled) • Set the TE bit to "1" (transmit enabled) • Set the TI bit to "0" (data in the GiTB register)
Interrupt Request	• While transmitting, one of the following conditions can be selected to set the SIOiTR bit to "1" (interrupt requested) (see Figure 11.14) : – The IRS bit in the GiMR register is set to "0" (no data in the GiTB register) and data is transferred to the transmit register from the GiTB register – The IRS bit is set to "1" (transmission completed) and data transfer from the transmit register is completed • While receiving, the following condition can be selected to set SIOiRR bit is set to "1" (data reception is completed): Data is transferred from the receive register to the GiRB register
Error Detection	Overrun error(2) This error occurs, when the next data reception is started and the 8th bit of the next data is received before reading the GiRB register
Selectable Function	• LSB first or MSB first Select either bit 0 or bit 7 to transmit or receive data • ISTxDi and ISRxDi I/O polarity inverse ISTxDi pin output level and ISRxDi pin input level are inversed

NOTES:
1. In clock synchronous serial I/O mode, set the RSHTE bit in the GiERC register (i=0, 1) to "1" (receive shift operation enabled).
2. When an overrun error occurs, the GiRB register is indeterminate.

When the OPOL bit in the GiCR register is set to "0" (ISTxD output polarity not inversed), the ISTxDi pin puts in a high-level ("H") signal output after selecting operating mode until transfer starts. When the OPOL bit is set to "1" (ISTxD output polarity inversed), the ISTxDi pin puts in a low-level ("L") signal output.

Table 21.13 Clock Settings (Communication Unit 0)

Transfer Clock	G0MR Register	CCS Register	
	CKDIR Bit	CCS0 Bit	CCS1 Bit
f_8	0	1	1
f_{2n}(1)	0	0	1
Input from ISCLK0	1	-	-

NOTE:
1. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 21.14 Clock Settings (Communication Unit 1)

Transfer Clock(3)	G1MR Register	CCS Register	
	CKDIR Bit	CCS2 Bit	CCS3 Bit
$\frac{f_{BT1}}{2(n+2)}$ (1)	0	0	0
f_8	0	1	1
f_{2n}(2)	0	0	1
Input from ISCLK1	1	-	-

n: Setting value of the G1PO0 register, 0001_{16} to $FFFD_{16}$

NOTES:

1. The transfer clock is generated in phase-delayed waveform output mode of the channel 3 waveform generating function.
2. The CNT3 to CNT0 bits in the TCSPR register select no division (*n*=0) or divide-by-2*n* (*n*=1 to 15).
3. The transfer clock must be f_{BT1} divided by six or more.

Table 21.15 Register Settings in Clock Synchronous Serial I/O Mode (Communication Units 0 and 1)

Register	Bit	Function	
		Communication Unit 1	Communication Unit 0
CCS	CCS1, CCS0	Setting not required when using the communication unit 1 only	Select transfer clock
	CCS3, CSS2	Select transfer clock	Setting not required when using the communication unit 0 only
G1BCR0(2)	BCK1, BCK0	Set to "11_2" (f1)	
	DIV4 to DIV0	Select divide ratio of count source	
	IT	Set to "0"	
G1BCR1(2)	7 to 0	Set to "$0001\ 0010_2$"	
G1POCR0(2)	7 to 0	Set to "$0000\ 0111_2$"	
G1POCR1(2)	7 to 0	Set to "$0000\ 0111_2$"	
G1POCR3(2)	MOD2 to MOD0	Set to "010_2"(1)	
	IVL	Select default ISCLKi output value(1)	
	RLD	Set to "0"	
	INV	Select whether ISCLKi puts in an inversed signal or not(1)	
G1PO0(2)	15 to 0	Set bit rate $\frac{f_{BT1}}{2 \times (\text{setting value} + 2)}$ = transfer clock frequency	
G1PO3(2)	15 to 0	Set to a value smaller than the G1PO0 register(1)	
G1FS(2)	FSC3,FSC1,FSC0	Set to "0"(1)	
G1FE(2)	IFE3,IFE1,IFE0	Set to "1"(1)	
GiERC	7 to 0	Set to "$0010\ 0000_2$"	
GiMR	GMD1, GMD0	Set to "01_2"	
	CKDIR	Select the internal clock or external clock	
	STPS	Set to "0"	
	UFORM	Select either LSB first or MSB first	
	IRS	Select what cause the transmit interrupt to be generated	
GiCR	TI	Transmit buffer empty flag	
	TXEPT	Transmit register empty flag	
	RI	Receive complete flag	
	TE	Set to "1" to enable transmission and reception	
	RE	Set to "1" to enable reception	
	IPOL	Select ISRxDi input polarity (usually set to "0")	
	OPOL	Select ISTxDi output polarity (usually set to "0")	
GiTB	–	Write data to be transmitted	
GiRB	–	Received data and error flag are stored	

i = 0 to 1

NOTES:

1. The CKDIR bit in the GiMR register is set to "0" (internal clock).
2. These registers must be set, when f_8 or f_{2n} is selected as transfer clock source notwithstanding.

Table 21.16 Pin Settings in Clock Synchronous Serial I/O Mode (Communication Units 0 and 1)(1)

Port Name	Function	Setting						Register (1)
		PS1 Register	PSL1 Register	PSC Register	PSD1 Register	PD7 Register	IPS Register	
P7$_3$	ISTxD1 Output	PS1_3=1	PSL1_3=0	PSC_3=1	-	-	-	G1POCR0
P7$_4$	ISCLK1 Input	PS1_4=0	-	-	-	PD7_4=0	IPS1=0	-
	ISCLK1 Output	PS1_4=1	PSL1_4=0	PSC_4=1	-	-	-	G1POCR1
P7$_5$	ISRxD1 Input	PS1_5=0	-	-	-	PD7_5=0	IPS1=0	-
p7$_6$	ISTxD0 Output	PS1_6=1	PSL1_6=0	PSC_6=0	PSD1_6=0	-	-	-
p7$_7$	ISCLK0 Input	PS1_7=0	-	-	-	PD7_7=0	IPS0=0	-
	ISCLK0 Output	PS1_7=1	PSL1_7=0	-	-	-	-	-

NOTE:
1. Set the MOD2 to MOD0 bits in the corresponding register to "111$_2$" (output from the communication function used).

Table 21.17 Pin Settings (2)

Port Name	Function	Setting		
		PS2 Register	PD8 Register	IPS Register
P8$_0$	ISRxD0 input	PS2_0 = 0	PD8_0 = 0	IPS0 = 0

Table 21.18 Pin Settings (3)

Port Name	Function	Setting			Register(1)
		PS5 Register	PD11 Register	IPS Register	
P11$_0$	ISTxD1 output	PS5_0 = 1	-	-	G1POCR0
P11$_1$	ISCLK1 input	PS5_1 = 0	PD11_1 = 0	IPS1 = 1	-
	ISCLK1 output	PS5_1 = 1	-	-	G1POCR1
P11$_2$	ISRxD1 input	PS5_2 = 0	PD11_2 = 0	IPS1 = 1	-

NOTE:
1. Set the MOD2 to MOD0 bits in the corresponding register to "111$_2$" (output from communication function used).

Table 21.19 Pin Settings (4)

Port Name	Function	Setting		
		PS9 Register	PD15 Register	IPS Register
P15$_0$	ISTxD0 output	PS9_0 = 1	-	-
P15$_1$	ISCLK0 input	PS9_1 = 0	PD15_2 = 0	IPS0 = 1
	ISCLK0 output	PS9_1 = 1	-	-
P15$_2$	ISRxD0 input	-	PD15_2 = 0	IPS0 = 1

(1) When f8, f2n or External Clock is Selected as the Communication Clock
(Communication Units 0 and 1)



The above applies under the following conditions:
- The CKDIR bit in the GiMR register is set to "0" (internal clock)
- The CCS1 and CCS0 bits or the CCS3 and CCS2 bits in the CCS register are set to "10_2" or "11_2"
- The UFORM bit in the GiMR register is set to "0" (LSB first)
- The IPOL and OPOL bits in the GiCR register are set to "0" (no inverse)

SIOiTR: Bit in the IIOjIR register (j=1, 3)
SIOiRR: Bit in the IIOkIR register (k=0, 2)
IRS: Bit in the GiMR register
TE: Bit in the GiCR register
i=0, 1

(2) When the Communication Clock is Generated in Channel 3 Phase-Delayed Waveform Output Mode
(Communication Unit 1)



The above applies under the following conditions:
- The CKDIR bit in the G1MR register is set to "0" (internal clock)
- The CCS3 and CCS2 bits in the CCS register are set to "00_2"
- The UFORM bit in the G1MR register is set to "0" (LSB first)
- The IPOL and OPOL bits in the G1CR register are set to "0" (no inverse)

n: Setting value of the G1PO0 register
m: Setting value of the G1PO3 register

SIO1TR: Bit in the IIO3IR register
SIO1RR: Bit in the IIO2IR register
IRS: Bit in the G1MR register

Figure 21.29 Transmit and Receive Operation

21.4.2 Clock Asynchronous Serial I/O (UART) Mode (Communication Unit 1)

In clock asynchronous serial I/O (UART) mode, data is transmitted at a desired bit rate and in a desired transfer data format. Table 21.20 lists specifications of UART mode in the communication unit 1. Table 21.21 lists clock settings. Table 21.22 lists register settings. Tables 21.23 and 21.24 list pin settings. Figure 21.30 shows an example of transmit operation. Figure 21.31 shows an example of receive operation.

Table 21.20 UART Mode Specifications (Communication Unit 1)

Item	Specification
Transfer Data Format	• Character bit (transfer data) : 8 bits long • Start bit : 1 bit long • Parity bit: selected from odd, even, or none • Stop bit : selected length from 1 bit or 2 bits
Transfer Clock(1)	See Table 21.21
Transmit Start Condition	Set registers associated with the waveform generating function, the G1MR and G1ERC registers. Then, set as is written below after at least one transfer clock cycle: • Set the TE bit in the G1CR register to "1" (transmit enabled) • Set the TI bit in the G1CR register to "0" (data written to the G1TB register)
Receive Start Condition	Set registers associated with the waveform generating function, the G1MR and G1ERC registers. Then, set as is written below after at least one transfer clock cycle: • Set the RE bit in the G1CR register to "1" (receive enabled) • Detect the start bit
Interrupt Request	• While transmitting, one of the following conditions can be selected to set the SIO1TR bit to "1" (interrupt requested) (See Figure 10.14.) : – The IRS bit in the G1MR register is set to "0" (no data in the G1TB register) and data is transferred to the transmit register from the G1TB register. – The IRS bit is set to "1" (transmission completed) and data transfer from the transmit register is completed • While receiving, the following condition can be selected to set the SIO1RR bit is set to "1": Data is transferred from the receive register to the G1RB register (data reception is completed)
Error Detection	• Overrun error(2) This error occurs, when the next data reception is started and the final stop bit of the next data is received before reading the G1RB register • Parity error While parity is enabled, this error occurs when the number of "1" in parity and character bits does not match the number of "1" set • Framing error This error occurs when the number of the stop bits set is not detected
Selectable Function	• Stop bit length The length of the stop bit is selected from 1 bit or 2 bits • LSB first or MSB first Select either bit 0 or bit 7 to transmit or receive data

NOTES:
1. The transfer clock must be f_{BT1} divided by six or more.
2. When an overrun error occurs, the G1RB register is indeterminate.

Table 21.21 Clock Settings (Communication Unit 1)

Transfer Clock(3)	G1MR Register	CCS Register	
	CKDIR Bit	CCS2 Bit	CCS3 Bit
$\frac{fBT1}{2(n+2)}$ (1, 2)	0	0	0

n: Setting value of the G1PO0 register 0001$_{16}$ to FFFD$_{16}$

NOTES:

1. Transmit clock is generated in phase-delayed waveform output mode of the channel 3 waveform generating function.
2. Received clock is generated when phase-delayed waveform mode of the channel 2 waveform generating function and the channel 2 time measurement function is simultaneously performed.
3. The transfer clock must be f_{BT1} divided by six or more.

Table 21.22 Register Settings in UART Mode (Communication Unit 1)

Register	Bit	Function
G1BCR0	BCK1, BCK0	Set to "11$_2$" (f_1)
	DIV4 to DIV0	Select divide ratio of count source
	IT	Set to "0"
G1BCR1	7 to 0	Set to "0001 0010$_2$"
G1POCR0	7 to 0	Set to "0000 0111$_2$"
G1POCR2	7 to 0	Set to "0000 0110$_2$"
G1POCR3	7 to 0	Set to "0000 0010$_2$"
G1TMCR2	7 to 0	Set to "0000 0010$_2$"
G1PO0	15 to 0	Set bit rate $\frac{fBT1}{2 \times (\text{setting value} + 2)}$ = transfer clock frequency
G1PO3	15 to 0	Set to a value smaller than the G1PO0 register
G1FS	FSC3 to FSC0	Set to "0100$_2$"
G1FE	IFE3 to IFE0	Set to "1101$_2$"
G1MR	GMD1, GMD0	Set to "00$_2$"
	CKDIR	Set to "0"
	STPS	Select stop bit length
	PRY, PRYE	Select either parity enabled or disabled and either odd parity or even parity
	UFORM	Select either the LSB first or MSB first
	IRS	Select what causes the receive interrupt to be generated
G1CR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	Set to "1" to enable transmission and reception
	RE	Set to "1" to enable reception
	IPOL	Set to "1"
	OPOL	Set to "1"
G1TB	7 to 0	Write data to be transmitted
G1RB	15 to 0	Received data and error flag are stored
CCS	CCS3, CCS2	Set to "00$_2$"

Table 21.23 Pin Settings in UART Mode

Port Name	Function	Setting					Register(1)
		PS1 Register	PSL1 Register	PSC Register	PD7 Register	IPS Register	
P7$_3$	ISTxD1 output	PS1_3 = 1	PSL1_3 = 0	PSC_3 = 1	-	-	G1POCR0
P7$_5$	ISRxD1 input	PS1_5 = 0	-	-	PD7_5 = 0	IPS1 = 0	-

NOTE:

1. Set the MOD2 to MOD0 bits in the corresponding register to "111$_2$" (output from communication function used).

Table 21.24 Pin Settings (Continued)

Port Name	Function	Setting			Register(1)
		PS5 Register	PD11 Register	IPS Register	
$P11_0$	ISTxD1 output	PS5_0 = 1	-	-	G1POCR0
$P11_2$	ISRxD1 input	PS5_2 = 0	PD11_2 = 0	IPS1 = 1	-

NOTE:

1. Set the MOD2 to MOD0 bits in the corresponding register to "111_2" (output from the communication function used).



Figure 21.30 Transmit Operation



Figure 21.31 Receive Operation

21.4.3 HDLC Data Processing Mode (Communication Units 0 and 1)

In HDLC data processing mode, bit stuffing, flag detection, abort detection and CRC calculation are available for HDLC control. f_1, f_8 or f_{2n} can be selected as the communication unit 0 transfer clock. f_1, f_8, f_{2n} or clock, generated in the channel 0 or 1, can be selected as the communication unit 1 transfer clock. No pin is used. To convert data, data to be transmitted is written to the GiTB register (i=0,1) and the data conversion result is restored after data conversion. If any data are in the GiTO register after data conversion, the conversion is terminated. If no data is in the GiTO register, bit stuffing processing is executed regardless of no data available in the transmit output buffer. A CRC value is calculated every time one bit is converted. If no data is in the GiRI register, received data conversion is terminated.

Table 21.25 list specifications of the HDLC data processing mode. Tables 21.26 and 21.27 list clock settings. Table 21.28 lists register settings.

Table 21.25 HDLC Processing Mode Specifications (Communication Units 0 and 1)

Item	Specification
Input Data Format	8-bit data fixed, bit alignment is optional
Output Data Format	8-bit data fixed
Transfer Clock	See Tables 21.26 and 21.27
I/O Method	• During transmit data processing, value set in the GiTB register is converted in HDLC data processing mode and transferred to the GiTO register. • During received data processing, value set in the GiRI register is converted in HDLC data processing mode and transferred to the GiRB register. The value in the GiRI register is also transferred to the GiTB register (received data register).
Bit Stuffing	During transmit data processing, "0" following five continuous "1" is inserted. During received data processing, "0" following five continuous "1" is deleted.
Flag Detection	Write the flag data "$7E_{16}$" to the GiCMPj register (j=0 to 3) to use the special communication interrupt (the SRTiR bit in the IIO4IR register)
Abort Detection	Write the masked data "01_{16}" to the GiMSKj register
CRC	The CRC1 and CRC0 bits are set to "11_2" ($X^{16}+X^{12}+X^5+1$). The CRCV bit is set to "1" (set to "$FFFF_{16}$"). • During transmit data processing, CRC calculation result is stored into the GiTCRC register. The TCRCE bit in the GiETC register is set to "1" (transmit CRC used). The CRC calculation result is reset when the TE bit in the GiCR register is set to "0" (transmit disabled). • During received data processing, CRC calculation result is stored into the GiRCRC register. The RCRCE bit in the GiERC register is set to "1" (receive CRC used). The CRC calculation result is reset by comparing the flag data "$7E_{16}$" and matching the result with the value in the GiCMP3 register. The ACRC bit in the GiEMR register is set to "1" (CRC reset).
Data Processing Start Condition	The following conditions are required to start transmit data processing: • The TE bit in the GiCR register is set to "1" (transmit enabled) • Data is written to the GiTB register The following conditions are required to start receive data processing: • The RE bit in the GiCR register is set to "1" (receive enabled) • Data is written to the GiRI register

Table 21.25 HDLC Processing Mode Specifications (Continued)

Item	Specification
Interrupt Request	During transmit data processing, • One of the following conditions can be selected to set the GiTOR bit(1) in the interrupt request register to "1" (interrupt requested). – When the IRS bit in the GiMR register is set to "0" (no data in the GiTB register) and data is transferred from the GiTB register to the transmit register (transmit start). – When the IRS bit is set to "1" (transmission completed) and data transfer from the transmit register to the GiTO register is completed. • When data, which is already converted to HDLC data, is transferred from the receive register of the GiTO register to the transmit buffer, the GiTOR bit is set to "1" During received data processing, • When data is transferred from the GiRI register to the GiRB register (reception completed), the GiRIR bit(1) is set to "1". • When received data is transferred from the receive buffer of the GiRI register to the receive register, the GiRIR bit is set to "1". • When the GiTB register is compared to the GiCMPj register (j=0 to 3), the SRTiR bit(1) is set to "1".

NOTE:
1. See **Figure 10.14** for details on the GiTOR bit, GiRIR bit and SRTiR bit.

Table 21.26 Clock Settings (Communication Unit 0)

Transfer Clock(1)	CCS Register	
	CCS0 Bit	CCS1 Bit
f_1	1	0
f_8	1	1
f_{2n}(2)	0	1

NOTES:
1. The transfer clock for reception is generated when the RSHTE bit in the G0ERC register is set to "1" (receive shift operation enabled).
2. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 21.27 Clock Settings (Communication Unit 1)

Transfer Clock(1)	CCS Register	
	CCS2 Bit	CCS3 Bit
$\frac{f_{BT1}}{2x(n+2)}$ (2)	0	0
f_1	1	0
f_8	1	1
f_{2n}(3)	0	1

n: Setting value of the G1PO0 register, 0001_{16} to $FFFD_{16}$

NOTES:
1. The transfer clock for reception is generated when the RSHTE bit in the G1ERC register is set to "1" (receive shift operation enabled).
2. The transfer clock is generated in single-phase waveform output mode of the channel 1.
3. The CNT3 to CNT0 bits in the TCSPR register select no division (n=0) or divide-by-2n (n=1 to 15).

Table 21.28 Register Settings in HDLC Processing Mode (Communication Units 0 and 1)

Register	Bit	Function
G1BCR0	BCK1, BCK0	Select count source
	DIV4 to DIV0	Select divide ratio of count source
	IT	Select the base timer interrupt
G1BCR1(1)	7 to 0	Set to "0001 0010$_2$"
G1POCR0(1)	7 to 0	Set to "0000 0000$_2$"
G1POCR1(1)	7 to 0	Set to "0000 0000$_2$"
G1PO0(1)	15 to 0	Set bit rate
G1PO1(1)	15 to 0	Set the timing of the rising edge of the transfer clock. Timing of the falling edge ("H" width of the transfer clock) is fixed. Setting value of the G1PO1 register ≤ Setting value of the G1PO0 register
G1FS(1)	FSC1, FSC0	Set to "00$_2$"
G1FE(1)	IFE1, IFE0	Set to "11$_2$"
GiMR	GMD1, GMD0	Set to "11$_2$"
	CKDIR	Set to "0"
	UFORM	Set to "0"
	IRS	Select what causes the transmit interrupt to be generated
GiEMR	7 to 0	Set to "1111 0110$_2$"
GiCR	TI	Transmit buffer empty flag
	TXEPT	Transmit register empty flag
	RI	Receive complete flag
	TE	Transmit enable bit
	RE	Receive enable bit
GiETC	SOF	Set to "0"
	TCRCE	Select whether transmit CRC is used or not
	ABTE	Set to "0"
	TBSF1, TBSF0	Transmit bit stuffing
GiERC	CMP2E to CMP0E	Select whether received data is compared or not
	CMP3E	Set to "1"
	RCRCE	Select whether receive CRC is used or not
	RSHTE	Set to "1" to use it in the receiver
	RBSF1, RBSF0	Receive bit stuffing
GiIRF	BSERR, ABT	Set to "0"
	IRF3 to IRF0	Select what causes an interrupt to be generated
GiCMP0, GiCMP1	7 to 0	Write "FE$_{16}$" to abort processing
GiCMP2	7 to 0	Data to be compared
GiCMP3	7 to 0	Write "7E$_{16}$"
GiMSK0, GiMSK1	7 to 0	Write "01$_{16}$" to abort processing
GiTCRC	15 to 0	Transmit CRC calculation result can be read
GiRCRC	15 to 0	Receive CRC calculation result can be read
GiTO	7 to 0	Data, which is output from a transmit data generation circuit, can be read
GiRI	7 to 0	Set data input to a receive data generation circuit
GiRB	7 to 0	Received data is stored
GiTB	7 to 0	For transmission: write data to be transmitted For reception : received data for comparison is stored
CCS	CCS1, CCS0	Select the HDLC processing clock
	CCS3, CCS2	Select the HDLC processing clock

i=0, 1

NOTE:

1. These register settings are required when the CCS3 and CCS2 bit in the CCS register are set to "00$_2$" (clock output from channel j (j=1 to 3)).

22. CAN Module

The CAN (Controller Area Network) module included in the M32C/88 Group (M32C/88T) is a Full CAN module, compatible with CAN Specification 2.0 Part B. Three channels, CAN0, CAN1, and CAN2, can be used. Table 22.1 lists specifications of the CAN module.

Table 22.1 CAN Module Specifications

Item	Specification
Protocol	CAN Specification 2.0 Part B
Message Slots	16 slots
Polarity	Dominant: "L" Recessive: "H"
Acceptance Filter	Global mask: 1 (for message slots 0 to 13) Local mask: 2 (for message slots 14 and 15 respectively)
Baud Rate	Baud rate = $\frac{1}{\text{Tq clock cycle x Tq per bit}}$ --- Max. 1 Mbps Tq clock cycle = $\frac{\text{BRP + 1}}{\text{CAN clock}}$ Tq per bit = SS + PTS +PBS1+PBS2 Tq: Time quantum BRP: Setting value of the C0BRP and C1BRP registers, 1-255 SS: Synchronization Segment; 1 Tq PTS: Propagation Time Segment; 1 to 8 Tq PBS1: Phase Buffer Segment 1; 2 to 8 Tq PBS2: Phase Buffer Segment 2 ; 2 to 8 Tq
Remote Frame Automatic Answering Function	Message slot that receives the remote frame transmits the data frame automatically
Time Stamp Function	Time stamp function with a 16-bit counter. Count source can be selected from the CAN bus bit clock divided by 1, 2, 3 or 4 CAN bus bit clock = $\frac{1}{\text{CAN bit time}}$
BasicCAN Mode	BasicCAN function can be used with the CANi message slots 14 and 15
Transmit Abort Function	Transmit request is aborted
Loopback Function	Frame transmitted by the CAN module is received by the same CAN module
Forcible Error Active Transition Function	The CAN module is forced into an error active state by resetting an error counter.
Single-Shot Transmit Function	The CAN module does not transmit data again even if arbitration lost or transmission error causes a transmission failure
Self-Test Function	The CAN module communicates internally and diagnoses its CAN module state

NOTE:

1. Use an oscillator with maximum 1.58% oscillator tolerance.

Figure 22.1 shows a block diagram of the CAN module. Figure 22.2 shows CANi message slot (the message slot) j (j = 0 to 15) and CANi message slot buffer (i=0 to 2). Table 22.2 lists pin settings of the CAN module.

The message slot cannot be accessed directly from the CPU. Allocate the message slot j to be used to the message slot buffer 0 or 1. The message slot j is accessed via the message slot buffer address. The CiSBS register selects the message slot j to be allocated. Figure 22.2 shows the 16-byte message slot buffer and message slot.



Figure 22.1 CAN Module Block Diagram



Figure 22.2 CANi Message Slot and CANi Message Slot Buffer

Table 22.2 Pin Settings

Port	Function	Bit and Setting(2)				
		IPS, IPSA Registers	PS0, PS1, PS2, PS3 Registers	PSL0, PSL1, PSL2, PSL3 Registers	PSC, PSC2, PSC3 Registers	PD6, PD7, PD8, PD9(1) Regsiters
$P6_0$	$CAN2_{OUT}$	–	PS0_0=1	PSL0_0=1	–	–
$P6_1$	$CAN2_{IN}$	IPSA_7=0	PS0_1=0		–	PD6_1=0
$P7_6$	$CAN0_{OUT}$	IPSA_7=0	PS1_6=1	PSL1_6=0	PSC_6=1	–
	$CAN02_{OUT}$	IPSA_7=1	PS1_6=1	PSL1_6=0	PSC_6=1	–
$P7_7$	$CAN0_{IN}$	IPS_3=0	PS1_7=0	–	–	PD7_7=0
	$CAN02_{IN}$	IPS_3=0, IPSA_7=1	PS1_7=0	–	–	PD7_7=0
$P8_2$	$CAN0_{OUT}$	–	PS2_2=1	PSL2_2=1	PSC2_2=0	–
	$CAN1_{OUT}$	–	PS2_2=1	PSL2_2=1	PSC2_2=1	–
$P8_3$	$CAN0_{IN}$	IPS_3=1	–	–	–	PD8_3=0
	$CAN1_{IN}$	IPSA_3=1	–	–	–	PD8_3=0
$P9_5$	$CAN1_{IN}$	IPSA_3=0	PS3_5=0	PSL3_5=0	–	PD9_5=0
$P9_6$	$CAN1_{OUT}$	–	PS3_6=1	–	PSC3_6=1	–

NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

22.1 CAN-Associated Registers

Figures 22.3 to 22.18, and Figures 22.20 to 22.33 show registers associated with CAN. To access the CAN-associated registers, set the CM21 bit in the CM2 register to "0" (main clock or PLL clock as CPU clock) and the MCD4 to MCD0 bits in the MCD register to "10010$_2$" (no division mode). Or, set the PM24 bit in the PM2 register to "1" (main clock direct mode) and the PM25 bit in the PM2 regiseter to "1" (CAN clock). Two wait states are added into the bus cycle.

Refer to **7. Processor Mode** and **8. Clock Generation Circuit**.

22.1.1 CANi Control Register 0 (CiCTLR0 Register) (i=0 to 2)

CANi Control Register 0 (i=0 to 2)

Symbol	Address	After Reset(1)
C0CTLR0	0201$_{16}$ - 0200$_{16}$	XXXX 0000 XX01 0X01$_2$
C1CTLR0	0281$_{16}$ - 0280$_{16}$	XXXX 0000 XX01 0X01$_2$
C2CTLR0	01A1$_{16}$ - 01A0$_{16}$	XXXX 0000 XX01 0X01$_2$



Bit Symbol	Bit Name	Function	RW
RESET0	CAN Reset Bit 0	0: CAN module reset exited 1: CAN module is reset(2)	RW
LOOPBACK	Loop Back Mode Select Bit	0: Disables loop back function 1: Enables loop back function	RW
____ (b2)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
BASICCAN	BasicCAN Mode Select Bit	0 : Disables BasicCAN mode function 1 : Enables BasicCAN mode function	RW
RESET1	CAN Reset Bit 1	0: CAN module reset exited 1: CAN module is reset(2)	RW
____ (b5)	Reserved Bit	Set to "0".	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
TSPRE0	Time Stamp Prescaler Select Bit	b9 b8 0 0: Selects the CAN bus bit clock 0 1: Selects the CAN bus bit clock divided by 2 1 0: Selects the CAN bus bit clock divided by 3 1 1: Selects the CAN bus bit clock divided by 4	RW
TSPRE1			RW
TSRESET	Time Stamp Counter Reset Bit	0: Nothing is occurred 1: This bit is automatically set to "0" after the CiTSR register is set to "0000$_{16}$"(3)	RW
ECRESET	Error Counter Reset Bit	0: Nothing is occurred 1: This bit is automatically set to "0" after the CiTEC and CiREC registers are set to "00$_{16}$"(3)	RW
____ (b15 - b12)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
2. Set the RESET1 and RESET0 bits to the same value simultaneously.
3. These bits can only be set to "1", not "0", by program.

Figure 22.3 C0CTLR0, C1CTLR0 and C2CTLR0 Registers

22.1.1.1 RESET1 and RESET0 Bits

When both RESET1 and RESET0 bits are set to "1" (CAN module reset), the CAN module is immediately initialized regardless of ongoing CAN communication.

After the RESET1 and RESET0 bits are set to "1" and the CAN module reset is completed, the CiTSR register (i=0 to 2) is set to "0000$_{16}$". The CiTEC and CiREC registers are set to "00$_{16}$" and the STATE_ERRPAS and STATE_BUSOFF bits in the CiSTR register are set to "0" as well.

When both RESET1 and RESET0 bit settings are changed "1" to "0", the CiTSR register starts counting. CAN communication is available after 11 continuous recessive bits are detected.

NOTES:

1. Set the same value in both RESET1 and RESET0 bits simultaneously.
2. Confirm that the STATE_RESET bit in the CiSTR register is set to "1" (CAN module reset completed) after setting the RESET1 and RESET0 bits to "1".
3. The CAN$_{OUT}$ pin puts in a high-level ("H") signal as soon as the RESET1 and RESET0 bits are set to "1". CAN bus error may occur when the RESET1 and RESET0 bits are set to "1" while the CAN frame is transmitting.
4. For CAN communication, set the PS0, PS1, PS2, PS3, PSL0, PSL1, PSL2, PSL3, PSC, PSC2, PSC3, IPS, IPSA, PD6, PD7, PD8, and PD9 registers when the STATE_RESET bit is set to "1" (CAN module reset completed).

22.1.1.2 LOOPBACK Bit

When the LOOPBACK bit is set to "1" (loopback function enabled) and the receive message slot has a matched ID and frame format with a transmitted frame, the transmitted frame is stored to the receive message slot.

NOTES:

1. No ACK for the transmitted frame is returned.
2. Change the LOOPBACK bit setting only when the STATE_RESET bit is set to "1" (CAN module reset completed).

22.1.1.3 BASICCAN Bit

When the BASICCAN bit is set to "1", the message slots 14 and 15 enter BasicCAN mode.

In BasicCAN mode, the message slots 14 and 15 are used as dual-structured buffers. The message slots 14 and 15 alternately store a received frame having matched ID detected by acceptance filtering. ID in the message slot 14 and the CiLMAR0 to CiLMAR4 registers are used for acceptance filtering when the message slot 14 is active (the next received frame is to be stored in the message slot 14). ID in the message slot 15 and the CiLMBR0 to CiLMBR4 registers are used when the message slot 15 is active. Both data frame and remote frame can be received.

Use the following procedure to enter BasicCAN mode.

(1) Set the BASICCAN bit to "1".
(2) Set the same value into IDs in the message slots 14 and 15.
(3) Set the same value in the CiLMAR0 to CiLMAR4 registers and CiLMBR0 to CiLMBR4 registers.
(4) Set the IDE14 and IDE15 bits in the CiIDR register to select a frame format (standard or extended) for the message slots 14 and 15. (Set to the same format.)
(5) Set the CiMCTL14 and CiMCTL15 registers in the message slots 14 and 15 to receive the data frame.

NOTES:
1. Change the BASICCAN bit setting only when the STATE_RESET bit is set to "1" (CAN module reset completed).
2. The message slot 14 is the first slot to become active after the RESET1 and RESET0 bits are set to "0".
3. The message slots 0 to 13 are not affected by entering BasicCAN mode.

22.1.1.4 TSPRE1, TSPRE0 Bits

The TSPRE1 and TSPRE0 bits determine which count source is used for the time stamp counter.

NOTE:
1. Change the TSPRE1 and TSPRE0 bit settings only when the STATE_RESET bit is set to "1" (CAN module reset completed).

22.1.1.5 TSRESET Bit

When the TSRESET bit is set to "1", the CiTSR register is set to "0000$_{16}$". The TSRESET bit is automatically set to "0" after the CiTSR register is set to "0000$_{16}$".

22.1.1.6 ECRESET Bit

When the ECRESET bit is set to "1", the CiTEC and CiREC registers are set to "00$_{16}$". The CAN module forcibly goes into an error active state.

The ECRESET bit is automatically set to "0" after the CAN module enters an error active state.

NOTES:
1. In an error active state, the CAN module is ready to communicate when 11 continuous recessive bits are detected on the CAN bus.
2. The CANiOUT pin provides an "H" signal output as soon as the ECRESET bit is set to "1". The CAN bus error may occur when setting the ECRESET bit to "1" during CAN frame transmission.

22.1.2 CANi Control Register 1 (CiCTLR1 Register) (i=0 to 2)

CANi Control Register 1 (i=0 to 2)

Symbol	Address	After Reset(1)
C0CTLR1	0241_{16}	$X000\ 00XX_2$
C1CTLR1	0251_{16}	$X000\ 00XX_2$
C2CTLR1	0171_{16}	$X000\ 00XX_2$

b7	b6	b5	b4	b3	b2	b1	b0
X		0	0		0	X	X

Bit Symbol	Bit Name	Function	RW
——— (b1 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
——— (b2)	Reserved Bit	Set to "0".	RW
BANKSEL	CANi Bank Select Bit	0: Selects the message slot control register and single-shot register 1: Selects the mask register	RW
——— (b5 - b4)	Reserved Bit	Set to "0".	RW
INTSEL	CANi Interrupt Mode Select Bit	0: Outputs 3 types of interrupts via OR 1: Outputs 3 types of interrupts separately	RW
——— (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.4 C0CTLR1, C1CTLR1 and C2CTLR1 Registers

22.1.2.1 BANKSEL Bit

The BANKSEL bit in the C0CTLR1 register selects the registers allocated to addresses 0220_{16} to $023F_{16}$. The BANKSEL bit in the C1CTLR1 register selects registers allocated to addresses $02A0_{16}$ to $02BF_{16}$. The BANKSEL bit in the C2CTLR1 register selects registers allocated to addresses $01C0_{16}$ to $01DF_{16}$.

The CiSSCTLR register, CiSSSTR register, and the CiMCTL0 to CiMCTL15 registers can be accessed by setting the BANKSEL bit to "0". The CiGMR0 to CiGMR4 registers, CiLMAR0 to CiLMAR4 registers and CiLMBR0 to CiLMBR4 registers can be accessed by setting the BANKSEL bit to "1".

22.1.2.2 INTSEL Bit

The INTSEL bit determines whether the three types of interrupt outputs (CANi transmit interrupt, CANi receive interrupt and CANi error interrupt) are provided via OR or is separately.

Refer to **22.4 CAN Interrupts** for details.

NOTE:
1. Change the INTSEL bit setting when the STATE_RESET bit is set to "1" (CAN module reset completed).

22.1.3 CANi Sleep Control Register (CiSLPR Register) (i=0 to 2)

CANi Sleep Control Register (i=0 to 2)



Symbol	Address	After Reset
C0SLPR	0242_{16}	XXXX XXX0$_2$
C1SLPR	0252_{16}	XXXX XXX0$_2$
C1SLPR	0172_{16}	XXXX XXX0$_2$

Bit Symbol	Bit Name	Function	RW
SLEEP	Sleep Mode Control Bit	0: Enters sleep mode 1: Exits sleep mode(1)	RW
____ (b7 - b1)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. Set up the initial setting for the CAN module after CAN sleep mode is exited. While the CAN0 module is in sleep mode, no SFR (addresses $01E0_{16}$ to 0245_{16}) for CAN0, except the C0SLPR register, can be accessed. While the CAN1 module is in sleep mode, no SFR (addresses 0250_{16} to $02BF_{16}$) for CAN1, except the C1SLPR register, can be accessed. While the CAN2 module is in sleep mode, no SFR (addresses 0170_{16} to 0175_{16}, 0180_{16} to $01DF_{16}$) for CAN2, except the C2SLPR register, can be accessed.

Figure 22.5 C0SLPR, C1SLPR and C2SLPR Registers

22.1.3.1 SLEEP Bit

When the SLEEP bit is set to "0", the clock supplied to the CAN module stops running and the CAN module enters sleep mode.

When the SLEEP bit is set to "1", the clock supplied to the CAN module starts running and the CAN module exits sleep mode.

NOTE:
1. Enter sleep mode after the STATE_RESET bit in the CiSTR register is set to "1" (CAN module reset completed).

22.1.4 CANi Status Register (CiSTR Register) (i=0 to 2)

CANi Status Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0STR	0203_{16} - 0202_{16}	X000 0X01 0000 0000$_2$
C1STR	0283_{16} - 0282_{16}	X000 0X01 0000 0000$_2$
C2STR	$01A3_{16}$ - $01A2_{16}$	X000 0X01 0000 0000$_2$

Bit Symbol	Bit Name	Function	RW
MBOX0	Active Slot Determination Bit	b3 b2 b1 b0 0 0 0 0: Message slot 0 0 0 0 1: Message slot 1 0 0 1 0: Message slot 2 0 0 1 1: Message slot 3 ⋮ ⋮ 1 1 0 1: Message slot 13 1 1 1 0: Message slot 14 1 1 1 1: Message slot 15	RO
MBOX1			RO
MBOX2			RO
MBOX3			RO
TRMSUCC	Transmit Complete State Flag	0: Transmission is not completed 1: Transmission is completed	RO
RECSUCC	Receive Complete State Flag	0: Reception is not completed 1: Reception is completed	RO
TRMSTATE	Transmit State Flag	0: Not transmitting 1: During transmission	RO
RECSTATE	Receive State Flag	0: Not receiving 1: During reception	RO
STATE_RESET	CAN Reset State Flag	0: CAN module is operating 1: CAN module reset is completed	RO
STATE_LOOPBACK	Loop Back State Flag	0: Mode except Loop back mode 1: Loop back mode	RO
____ (b10)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
STATE_BASICCAN	BasicCAN State Flag	0: Mode except BasicCAN mode 1: BasicCAN mode	RO
STATE_BUSERROR	CAN Bus Error State Flag	0: No error occurs 1: Error occurs	RO
STATE_ERRPAS	Error Passive State Flag	0: No error passive state 1: Error passive state	RO
STATE_BUSOFF	Bus-Off State Flag	0: No bus-off state 1: Bus-off state	RO
____ (b15)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module after reset.

Figure 22.6 C0STR, C1STR and C2STR Registers

22.1.4.1 MBOX3 to MBOX0 Bits

The MBOX3 to MBOX0 bits store relevant slot numbers when the CAN module has completed transmitting data or storing received data.

22.1.4.2 TRMSUCC Bit

The TRMSUCC bit is set to "1" when the CAN module has transmitted data as expected.
The TRMSUCC bit is set to "0" when the CAN module has received data as expected.

22.1.4.3 RECSUCC Bit

The RECSUCC bit is set to "1" when the CAN module has received data as expected. (Whether received message has been stored in the message slot or not is irrelevant.) If the received message is transmitted in loopback mode, the TRMSUCC bit is set to "1" and the RECSUCC bit is set to "0".
The RECSUCC bit is set to "0" when the CAN module has transmitted data as expected.

22.1.4.4 TRMSTATE Bit

The TRMSTATE bit is set to "1" when the CAN module is performing as a transmit node.
The TRMSTATE bit is set to "0" when the CAN module is in a bus-idle state or starts performing as a receive node.

22.1.4.5 RECSTATE Bit

The RECSTATE bit is set to "1" when the CAN module is performing as a receive node.
The RECSTATE bit is set to "0" when the CAN module is in a bus-idle state or starts performing as a transmit node.

22.1.4.6 STATE_RESET Bit

After both RESET1 and RESET0 bits are set to "1" (CAN module reset), the STATE_RESET bit is set to "1" as soon as the CAN module is initialized.
The STATE_RESET bit is set to "0" when the RESET1 and RESET0 bits are set to "0".

22.1.4.7 STATE_LOOPBACK Bit

The STATE_ LOOPBACK bit is set to "1" when the CAN module is in loopback mode.
The STATE_LOOPBACK bit is set to "1" when the LOOPBACK bit in the CiCTLR0 register is set to "1" (loop back function enabled).
The STATE_LOOPBACK bit is set to "0" when the LOOPBACK bit is set to "0" (loop back function disabled).

22.1.4.8 STATE_BASICCAN Bit

The STATE_BASICCAN bit is set to "1" when the CAN module is in BasicCAN mode.
Refer to **22.1.1.3 BASICCAN bit** for BasicCAN mode.
The STATE_BASICCAN bit is set to "0" when the BASICCAN bit is set to "0" (BasicCAN mode function disabled).
The STATE_BASICCAN bit is set to "1" when the BASICCAN bit is set to "1" (BasicCAN mode function enabled), the REMACTIVE bits in the CiMCTL14 and CiMCTL15 registers in the message slots 14 and 15 are set to "0" (data frame received).

22.1.4.9 STATE_BUSERROR Bit

The STATE_BUSERROR bit is set to "1" when an CAN communication error is detected.
The STATE_BUSERROR bit is set to "0" when the CAN module has transmitted or received data as expected. Whether a received message has been stored into the message slot or not is irrelevant.
NOTE:

1. When the STATE_BUSERROR bit is set to "1", the STATE_BUSERROR bit remains unchanged even if both RESET1 and RESET0 bits are set to "1" (CAN module reset).

22.1.4.10 STATE_ERRPAS Bit

The STATE_ERRPAS bit is set to "1" when the value of the CiTEC or CiREC register (i=0, 1) exceeds 127 and the CAN module is placed in an error-passive state.

The STATE_ERRPAS bit is set to "0" when the CAN module in an error-passive state is placed in another error state.

The STATE_ERRPAS bit is set to "0" when both RESET1 and RESET0 bits are set to "1" (CAN module is reset).

22.1.4.11 STATE_BUSOFF Bit

The STATE_BUSOFF bit is set to "1" when the value of the CiTEC register exceeds 255 and the CAN module is placed in a bus-off state.

The STATE_BUSOFF bit is set to "0" when the CAN module in a bus-off state is placed in an error-active state.

The STATE_BUSOFF bit is set to "0" when both RESET1 and RESET0 bits are set to "1" (CAN module reset).

22.1.5 CANi Extended ID Register (CiIDR Register) (i=0 to 2)

CANi Extended ID Register (i=0 to 2)(1)



Symbol	Address	After Reset(2)
C0IDR	0205_{16} - 0204_{16}	0000_{16}
C1IDR	0285_{16} - 0284_{16}	0000_{16}
C2IDR	$01A5_{16}$ - $01A4_{16}$	0000_{16}

Bit Symbol	Bit Name	Function	RW
IDE15	Extended ID15 (Message Slot 15)	Set corresponding message slot to standard or extended format 0: Standard format 1: Extended format	RW
IDE14	Extended ID14 (Message Slot 14)		RW
IDE13	Extended ID13 (Message Slot 13)		RW
IDE12	Extended ID12 (Message Slot 12)		RW
IDE11	Extended ID11 (Message Slot 11)		RW
IDE10	Extended ID10 (Message Slot 10)		RW
IDE9	Extended ID9 (Message Slot 9)		RW
IDE8	Extended ID8 (Message Slot 8)		RW
IDE7	Extended ID7 (Message Slot 7)		RW
IDE6	Extended ID6 (Message Slot 6)		RW
IDE5	Extended ID5 (Message Slot 5)		RW
IDE4	Extended ID4 (Message Slot 4)		RW
IDE3	Extended ID3 (Message Slot 3)		RW
IDE2	Extended ID2 (Message Slot 2)		RW
IDE1	Extended ID1 (Message Slot 1)		RW
IDE0	Extended ID0 (Message Slot 0)		RW

NOTES:
1. Change the CiIDR register setting while the CiMCTLj (j=0 to 15) register, corresponding to the bit to be changed, is set to "00_{16}".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.7 C0IDR, C1IDR and C2IDR Registers

Bits in the CiIDR register determine the frame format in the message slot corresponding to each bit.
The standard format is selected when the bit is set to "0".
The extended format is selected when the bit is to set "1".

22.1.6 CANi Configuration Register (CiCONR Register) (i=0 to 2)

CANi Configuration Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0CONR	0207_{16} - 0206_{16}	0000 0000 0000 XXXX$_2$
C1CONR	0287_{16} - 0286_{16}	0000 0000 0000 XXXX$_2$
C2CONR	$01A7_{16}$ - $01A6_{16}$	0000 0000 0000 XXXX$_2$

Bit Symbol	Bit Name	Function	RW
____ (b3 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_
SAM	Sampling Number	0: Sampled once 1: Sampled three times	RW
PTS0	Propagation Time Segment	b7 b6 b5 0 0 0: 1Tq 0 0 1: 2Tq 0 1 0: 3Tq 0 1 1: 4Tq 1 0 0: 5Tq 1 0 1: 6Tq 1 1 0: 7Tq 1 1 1: 8Tq	RW
PTS1			RW
PTS2			RW
PBS10	Phase Buffer Segment 1	b10 b9 b8 0 0 0: Do not set to this value 0 0 1: 2Tq 0 1 0: 3Tq 0 1 1: 4Tq 1 0 0: 5Tq 1 0 1: 6Tq 1 1 0: 7Tq 1 1 1: 8Tq	RW
PBS11			RW
PBS12			RW
PBS20	Phase Buffer Segment 2	b13 b12 b11 0 0 0: Do not set to this value 0 0 1: 2Tq 0 1 0: 3Tq 0 1 1: 4Tq 1 0 0: 5Tq 1 0 1: 6Tq 1 1 0: 7Tq 1 1 1: 8Tq	RW
PBS21			RW
PBS22			RW
SJW0	reSynchronization Jump Width	b15 b14 0 0: 1Tq 0 1: 2Tq 1 0: 3Tq 1 1: 4Tq	RW
SJW1			RW

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module after reset.

Figure 22.8 C0CONR, C1CONR and C2CONR Registers

22.1.6.1 SAM Bit

The SAM bit determines the number of sample points to be taken per bit.

When the SAM bit is set to "0", only one sample is taken per bit at the end of the Phase Buffer Segment 1 (PBS1) to determine the value of the bit.

When the SAM bit is set to "1", three samples per bit are taken; one time quantum and two time quanta before the end of PBS1, and at the end of PBS1. The sample result value which is detected more than twice becomes the value of the bit sampled.

22.1.6.2 PTS2 to PTS0 Bits

The PTS2 to PTS0 bits determine PTS width.

22.1.6.3 PBS12 to PBS10 Bits

The PBS12 to PBS10 bits determine PBS1 width. Set the PBS12 to 10 bits to "001_2" or more.

22.1.6.4 PBS22 to PBS20 Bits

The PBS22 to PBS20 bits determine PBS2 width. Set the PBS22 to PBS20 bits to "001_2" or more.

22.1.6.5 SJW1 and SJW0 Bits

The SJW1 and SJW0 bits determine SJW width. Set the SJW1 and SJW0 bits to values less than or equal to the PBS12 to PBS10 bit settings and the PBS22 to PBS20 bit settings.

Table 22.3 Bit Timing when CAN Clock = 30 MHz

Baud Rate	BRP	Tq Clock Cycles (ns)	Tq Per Bit	PTS+PBS1	PBS2	Sample Point
1Mbps	1	66.7	15	12	2	87%
	1	66.7	15	11	3	80%
	1	66.7	15	10	4	73%
	2	100	10	7	2	80%
	2	100	10	6	3	70%
	2	100	10	5	4	60%
500Kbps	2	100	20	16	3	85%
	2	100	20	15	4	80%
	2	100	20	14	5	75%
	3	133.3	15	12	2	87%
	3	133.3	15	11	3	80%
	3	133.3	15	10	4	73%
	4	166.7	12	9	2	83%
	4	166.7	12	8	3	75%
	4	166.7	12	7	4	67%
	5	200	10	7	2	80%
	5	200	10	6	3	70%
	5	200	10	5	4	60%

22.1.7 CANi Baud Rate Prescaler (CiBRP Register) (i=0 to 2)

CANi Baud Rate Prescaler (i=0 to 2)(1)

b7 b0

Symbol	Address	After Reset(2)
C0BRP	0217_{16}	01_{16}
C1BRP	0297_{16}	01_{16}
C2BRP	$01B7_{16}$	01_{16}

Function	Setting Range	RW
If setting value is *n*, the CAN clock is divided by (*n*+1).	01_{16} to FF_{16}(3)	RW

NOTES:
1. Set the CiBRP register while the STATE_RESET bit in the CiSTR register is set to "1" (CAN module reset completed).
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module after reset.
2. Do not set to "00_{16}" (divide-by-1).

Figure 22.9 C0BRP, C1BRP and C2BRP Registers

The CiBRP register determines the Tq clock cycle of the CAN bit time. The baud rate is obtained from Tq clock cycle x Tq per bit.

Tq clock cycle = (BRP+1) / CAN clock

$$\text{Baud rate} = \frac{1}{\text{Tq clcok cycle x Tq per bit}}$$

Tq per bit = SS + PTS + PBS1 + PBS2

Tq: Time quantum
BRP: Setting value of the CiBPR register; 1-255
SS: Synchronization Segment; 1 Tq
PTS: Propagation Time Segment; 1 to 8 Tq
PBS1: Phase Buffer Segment 1; 2 to 8 Tq
PBS2: Phase Buffer Segment 2; 2 to 8 Tq

CANi Time Stamp Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0TSR	0209_{16} - 0208_{16}	0000_{16}
C1TSR	0289_{16} - 0288_{16}	0000_{16}
C2TSR	$01A9_{16}$ - $01A8_{16}$	0000_{16}

Function	RW
Value of time stamp	RO

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.10 C0TSR, C1TSR and C2TSR Registers

22.1.8 CANi Time Stamp Register (CiTSR Register) (i=0 to 2)

The CiTSR register is a 16-bit counter. The TSPRE1 and TSPRE0 bits in the CiCTLR0 register select the CAN bus bit clock divided by 1, 2, 3 or 4 as the count source for the CiTSR register.
When data transmission or reception is completed, the value of the CiTSR register is automatically stored into the message slot.
In loopback mode, when either data frame receive message slot or remote frame receive message slot is available to store the message, the value of the CiTSR register is also stored into the message slot when data reception is completed. The value of the CiTSR register is not stored when data transmission is completed.

The CiTSR register starts a counter increment when the RESET1 and RESET0 bits in the CiCTLR0 register are set to "0".
The CiTSR register is set to "0000_{16}":
- at the next count timing after the CiTSR register is set to "$FFFF_{16}$";
- when the RESET1 and RESET0 bits are set to "1" (CAN module reset) by program; or
- when the TSRESET bit is set to "1" (CiTSR register reset) by program.

CAN bus bit clock = $\frac{1}{\text{CAN bit time}}$

CANi Transmit Error Count Register (i=0 to 2)

Symbol	Address	After Reset(1)
C0TEC	020A16	0016
C1TEC	028A16	0016
C2TEC	01AA16	0016

b7 b0

Function	RW
Counter value of transmission errors	RO

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

22.1.9 CANi Transmit Error Count Register (CiTEC Register) (i=0 to 2)

Figure 22.11 C0TEC, C1TEC and C2TEC Registers

In an error active or an error passive state, the counting value of a transmission error is stored into the CiTEC register. The counter is decremented when the CAN module has transmitted data as expected or is incremented when an transmit error occurs.
In a bus-off state, an indeterminate value is stored into the CiTEC register. The CiTEC register is set to "0016" when the CAN module is placed in an error active state again.

CANi Receive Error Count Register (i=0 to 2)

Symbol	Address	After Reset(1)
C0REC	020B16	0016
C1REC	028B16	0016
C2REC	01AB16	0016

b7 b0

Function	RW
Counter value of reception error	RO

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module after reset.

22.1.10 CANi Receive Error Count Register (CiREC Register) (i=0 to 2)

Figure 22.12 C0REC, C1REC and C2REC Registers

In an error active or an error passive state, a counting value of the reception error is stored into the CiREC register. The counter is decremented when the CAN module has received data as expected or it is incremented when a receive error occurs.
The CiREC register is set to 127 when the CiREC register is 128 (error passive state) or more and the CAN module has received as expected.
In a bus-off state, an indeterminate value is stored into the CiREC register. The CiREC register is set to "0016" when the CAN module is placed in an error active state again.

22.1.11 CANi Slot Interrupt Status Register (CiSISTR Register) (i=0 to 2)

CANi Slot Interrupt Status Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0SISTR	$020D_{16}$ - $020C_{16}$	0000_{16}
C1SISTR	$028D_{16}$ - $028C_{16}$	0000_{16}
C2SISTR	$01AD_{16}$ - $01AC_{16}$	0000_{16}

Bit Symbol	Bit Name	Function	RW
SIS15	Message Slot 15 Interrupt Request Status Bit	Determines whether an interrupt of a corresponding message slot is requested or not. 0: Interrupt not requested 1: Interrupt requested (Note 2)	RW
SIS14	Message Slot 14 Interrupt Request Status Bit		RW
SIS13	Message Slot 13 Interrupt Request Status Bit		RW
SIS12	Message Slot 12 Interrupt Request Status Bit		RW
SIS11	Message Slot 11 Interrupt Request Status Bit		RW
SIS10	Message Slot 10 Interrupt Request Status Bit		RW
SIS9	Message Slot 9 Interrupt Request Status Bit		RW
SIS8	Message Slot 8 Interrupt Request Status Bit		RW
SIS7	Message Slot 7 Interrupt Request Status Bit		RW
SIS6	Message Slot 6 Interrupt Request Status Bit		RW
SIS5	Message Slot 5 Interrupt Request Status Bit		RW
SIS4	Message Slot 4 Interrupt Request Status Bit		RW
SIS3	Message Slot 3 Interrupt Request Status Bit		RW
SIS2	Message Slot 2 Interrupt Request Status Bit		RW
SIS1	Message Slot 1 Interrupt Request Status Bit		RW
SIS0	Message Slot 0 Interrupt Request Status Bit		RW

NOTES:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
2. Set to "0" by program. If it is set to "1", the value before setting to "1" remains.

Figure 22.13 C0SISTR, C1SISTR and C2SISTR Registers

When using the CAN interrupt, the CiSISTR register (i=0 to 2) indicates which message slot is requesting an interrupt. The SISj bits (j=0 to 15) are not automatically set to "0" (no interrupt requested) when an interrupt is acknowledged. Set the SISj bits to "0" by program.
Use the MOV instruction, instead of the bit clear instruction, to set the SISj bits to "0". The SISj bits, which are not being changed to "0", must be set to "1".

For example: To set the SIS0 bit to "0"

Assembly language: mov.w #07FFFh, C0SISTR

C language: c0sistr = 0x7FFF;

Refer to **22.4 CAN Interrupt** for details.

22.1.11.1 Message Slot for Transmission

The SISj bit is set to "1" (interrupt requested) when the CiTSR register is stored into the message slot j after data transmission is completed.

22.1.11.2 Message Slot for Reception

The SISj bit is set to "1" (interrupt requested) when the received message is stored in the message slot j after data reception is completed.

NOTES:

1. If the automatic answering function is enabled in the remote frame receive message slot, the SISj bit is set to "1" after the remote frame is received and the data frame is transmitted.
2. In the remote frame transmit message slot, the SISj bit is set to "1" after the remote frame is transmitted and the data frame is received.
3. The SISj bit is set to "1" if the SISj bit is set to "1" by an interrupt request and "0" by program simultaneously.

22.1.12 CANi Slot Interrupt Mask Register (CiSIMKR Register) (i=0 to 2)

CANi Slot Interrupt Mask Register(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0SIMKR	0211$_{16}$ - 0210$_{16}$	0000$_{16}$
C1SIMKR	0291$_{16}$ - 0290$_{16}$	0000$_{16}$
C2SIMKR	01B1$_{16}$ - 01B0$_{16}$	0000$_{16}$

Bit Symbol	Bit Name	Function	RW
SIM15	Message Slot 15 Interrupt Request Mask Bit	Controls whether the interrupt request of the corresponding message slot is enabled or masked. 0: Masks (disables) an interrupt request 1: Enables an interrupt request	RW
SIM14	Message Slot 14 Interrupt Request Mask Bit		RW
SIM13	Message Slot 13 Interrupt Request Mask Bit		RW
SIM12	Message Slot 12 Interrupt Request Mask Bit		RW
SIM11	Message Slot 11 Interrupt Request Mask Bit		RW
SIM10	Message Slot 10 Interrupt Request Mask Bit		RW
SIM9	Message Slot 9 Interrupt Request Mask Bit		RW
SIM8	Message Slot 8 Interrupt Request Mask Bit		RW
SIM7	Message Slot 7 Interrupt Request Mask Bit		RW
SIM6	Message Slot 6 Interrupt Request Mask Bit		RW
SIM5	Message Slot 5 Interrupt Request Mask Bit		RW
SIM4	Message Slot 4 Interrupt Request Mask Bit		RW
SIM3	Message Slot 3 Interrupt Request Mask Bit		RW
SIM2	Message Slot 2 Interrupt Request Mask Bit		RW
SIM1	Message Slot 1 Interrupt Request Mask Bit		RW
SIM0	Message Slot 0 Interrupt Request Mask Bit		RW

NOTES:
1. Change the CiSIMKR register setting while the CiMCTLj (j=0 to 15) register, corresponding to the bit to be changed, is set to "00$_{16}$".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.14 C0SIMKR, C1SIMKR and C2SIMKR Registers

The CiSIMKR register determines whether an interrupt request, generated by a data transmission or reception in the corresponding message slot is enabled or disabled. When the SIMj bit (j=0 to 15) is set to "1" (no interrupt requested), an interrupt request generated by a data transmission or reception in the corresponding message slot is enabled. Refer to **22.4 CAN Interrupt** for details.

22.1.13 CANi Error Interrupt Mask Register (CiEIMKR Register) (i=0 to 2)

CANi Error Interrupt Mask Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0EIMKR	0214_{16}	XXXX X000$_2$
C1EIMKR	0294_{16}	XXXX X000$_2$
C2EIMKR	$01B4_{16}$	XXXX X000$_2$

Bit Symbol	Bit Name	Function	RW
BOIM	Bus-Off Interrupt Mask Bit	0: Masks (disables) an interrupt request 1: Enables an interrupt request	RW
EPIM	Error-Passive Interrupt Mask Bit	0: Masks (disables) an interrupt request 1: Enables an interrupt request	RW
BEIM	CAN Bus-Error Interrupt Mask Bit	0: Masks (disables) an interrupt request 1: Enables an interrupt request	RW
____ (b7 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.15 C0EIMKR, C1EIMKR and C2EIMKR Registers

Refer to **22.4 CAN Interrupt** for details.

22.1.13.1 BOIM Bit

The BOIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in a bus-off state. When the BOIM bit is set to "1", the bus-off interrupt request is enabled.

22.1.13.2 EPIM Bit

The EPIM bit determines whether an interrupt request is enabled or disabled when the CAN module is placed in an error passive state. When the EPIM bit is set to "1", the error passive interrupt request is enabled.

22.1.13.3 BEIM Bit

The BEIM bit determines whether an interrupt request is enabled or disabled when a CAN bus error occurs. When the BEIM bit is set to "1", the CAN bus error interrupt request is enabled.

22.1.14 CANi Error Interrupt Status Register (CiEISTR Register) (i=0 to 2)

CANi Error Interrupt Status Register (i=0 to 2)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset(1)
C0EISTR	0215_{16}	XXXX $X000_2$
C1EISTR	0295_{16}	XXXX $X000_2$
C2EISTR	$01B5_{16}$	XXXX $X000_2$

Bit Symbol	Bit Name	Function	RW
BOIS	Bus-Off Interrupt Status Bit(2)	0: Interrupt not requested 1: Interrupt requested	RW
EPIS	Error-Passive Interrupt Status Bit(2)	0: Interrupt not requested 1: Interrupt requested	RW
BEIS	CAN Bus-Error Interrupt Status Bit(2)	0: Interrupt not requested 1: Interrupt requested	RW
____ (b7 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
2. Set to "0" by program. When it is set to "1", the value before setting to "1" remains.

Figure 22.16 C0EISTR, C1EISTR and C2EISTR Registers

When using the CAN interrupt, the CiEISTR register indicates the source of the generated error interrupt. The BOIS, EPIS and BEIS bits are not automatically set to "0" (no interrupt requested) even if an interrupt is acknowledged. Set these bits to "0" by program.

Use the MOV instruction, instead of the bit clear instruction, to set each bit in the CiEISTR register to "0".

Bits not being changed to "0" must be set to "1".

For example: To set the BOIS bit for CAN0 to "0"

Assembly language: mov.b#006h, C0EISTR

C language: c0eistr = 0x06;

Refer to **22.4 CAN Interrupt** for details.

22.1.14.1 BOIS Bit

The BOIS bit is set to "1" when the CAN module is placed in a bus-off state.

22.1.14.2 EPIS Bit

The EPIS bit is set to "1" when the CAN module is placed in an error passive state.

22.1.14.3 BEIS Bit

The BEIS bit is set to "1" when a CAN bus error is detected.

22.1.15 CANi Error Factor Register (CiEFR Register) (i=0 to 2)

CANi Error Factor Register (i=0 to 2)



Symbol	Address	After Reset(1)
C0EFR	0216₁₆	00₁₆
C1EFR	0296₁₆	00₁₆
C2EFR	01B6₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
ACKE	ACK Error Detect Bit(2)	0: Detects no ACK error 1: Detects an ACK error	RW
CRCE	CRC Error Detect Bit(2)	0: Detects no CRC error 1: Detects a CRC error	RW
FORME	FORM Error Detect Bit(2)	0: Detects no form error 1: Detects a form error	RW
STFE	Stuff Error Detect Bit(2)	0: Detects no stuff error 1: Detects a stuff error	RW
BITE0	Bit Error Detect Bit 0(2)	0: Detects no bit error while transmitting "H" 1: Detects a bit error while transmitting "H"	RW
BITE1	Bit Error Detect Bit 1(2)	0: Detects no bit error while transmitting "L" 1: Detects a bit error while transmitting "L"	RW
RCVE	Receive Error Detect Bit(2)	0: Detects no error while receiving data 1: Detects an error while receiving data	RW
TRE	Transmit Error Detect Bit(2)	0: Detects no error while transmitting data 1: Detects an error while transmitting data	RW

NOTES:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.
2. Set to "0" by program. If it is set to "1", the value before setting to "1" remains.

Figure 22.17 C0EFR, C1EFR and C2EFR Registers

The CiEFR register indicates the cause of error when a communication error is detected. Set the following bits to "0" by program because they are not changed "1" to "0" automatically.
Use the MOV instruction, instead of the bit clear instruction, to set each bit in the CiEFR register to "0".
Bits not being changed to "0" must be set to "1".
For example: To set the ACKE bit for CAN0 to "0"
Assembly language: mov.b#0FEh, C0EFR
C language: c0efr = 0xFE;

22.1.15.1 ACKE Bit
The ACKE bit is set to "1" when an ACK error is detected.

22.1.15.2 CRCE Bit
The CRC bit is set to "1" when a CRC error is detected.

22.1.15.3 FORME Bit
The FORME bit is set to "1" when a form error is detected.

22.1.15.4 STFE Bit
The STFE bit is set to "1" when a stuff error is detected.

22.1.15.5 BITE0 Bit
The BITE0 bit is set to "1" when a bit error is detected while transmitting recessive "H".

22.1.15.6 BITE1 Bit
The BITE1 bit is set to "1" when a bit error is detected while transmitting dominant "L".

22.1.15.7 RCVE Bit
The RCVE bit is set to "1" when an error is detected while receiving data.

22.1.15.8 TRE Bit
The TRE bit is set to "1" when an error is detected while transmitting data.

22.1.16 CANi Mode Register (CiMDR Register) (i=0 to 2)

CANi Mode Register (i=0 to 2)(1)



Symbol	Address	After Reset(2)
C0MDR	021916	XXXX XX002
C1MDR	029916	XXXX XX002
C2MDR	01B916	XXXX XX002

Bit Symbol	Bit Name	Function	RW
CMOD	CAN Operating Mode Select Bit	b1 b0 0 0: Normal operating mode 0 1: Bus monitoring mode 1 0: Self-test mode 1 1: Do not set to this value	RW RW
____ (b7 - b2)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. Set the CiMDR register when the STATE_RESET bit in the CiSTR register is set to "1" (CAN module reset completed).
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.18 C0MDR, C1MDR and C2MDR Registers

22.1.16.1 CMOD Bit

The CMOD bit selects a CAN operating mode.

- Normal operating mode: The CAN module transmits and receives data as expected.
- Bus monitoring mode(1): The CAN module receives data. Output signal from the CANiOUT pin is fixed as a high-level ("H") signal in bus monitoring mode. The CAN module transmits neither ACK nor error frame.
- Self-test mode: The CAN module connects the CANiOUT pin to the CANiIN pin internally. The CAN module can communicate without additional device in loop back mode. Output signal from the CANiOUT pin is fixed as an "H" signal in self-test mode while transmitting data. Figure 22.19 shows an image diagram in self-test mode.

NOTE:
1. Do not generate a transmit request in bus monitoring mode.
The CAN module assumes the ACK bit is set to dominant "L" regardless of the ACK bit setting. Therefore, when the CRC delimiter is received as expected, the CAN module determines the data is received with no error regardless of the ACK bit setting.



Figure 22.19 Self-Test Mode

22.1.17 CANi Single-Shot Control Register (CiSSCTLR Register) (i=0 to 2)

CANi Single-Shot Control Register (i=0 to 2)(1, 2)



Symbol	Address	After Reset(3)
C0SSCTLR	0221$_{16}$ - 0220$_{16}$	0000$_{16}$
C1SSCTLR	02A1$_{16}$ - 02A0$_{16}$	0000$_{16}$
C2SSCTLR	01C1$_{16}$ - 01C0$_{16}$	0000$_{16}$

Bit Symbol	Bit Name	Function	RW
SSC15	Message Slot 15 Single-Shot Control Bit	0: Single-shot mode not used 1: Use single-shot mode	RW
SSC14	Message Slot 14 Single-Shot Control Bit		RW
SSC13	Message Slot 13 Single-Shot Control Bit		RW
SSC12	Message Slot 12 Single-Shot Control Bit		RW
SSC11	Message Slot 11 Single-Shot Control Bit		RW
SSC10	Message Slot 10 Single-Shot Control Bit		RW
SSC9	Message Slot 9 Single-Shot Control Bit		RW
SSC8	Message Slot 8 Single-Shot Control Bit		RW
SSC7	Message Slot 7 Single-Shot Control Bit		RW
SSC6	Message Slot 6 Single-Shot Control Bit		RW
SSC5	Message Slot 5 Single-Shot Control Bit		RW
SSC4	Message Slot 4 Single-Shot Control Bit		RW
SSC3	Message Slot 3 Single-Shot Control Bit		RW
SSC2	Message Slot 2 Single-Shot Control Bit		RW
SSC1	Message Slot 1 Single-Shot Control Bit		RW
SSC0	Message Slot 0 Single-Shot Control Bit		RW

NOTES:
1. Set the CiSSCTLR register after the CiMCTLj register (j=0 to 15) in a slot corresponding to the bit to be changed is set to "00$_{16}$".
2. The CiSSCTLR register can be accessed only when the BANKSEL bit in the CiCTLR1 register is set to "0" (message slot control register and single-shot register selected).
3. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module, and setting the BANKSEL bit to "0".

Figure 22.20 C0SSCTLR, C1SSCTLR and C2SSCTLR Registers

According to the CAN Specification 2.0 Part B, if the arbitration lost or transmission error causes a transmit failure, the microcomputer continues transmitting data until the transmission is completed. The CiSSCTLR register determines whether or not, and from which slot, data is re-transmitted.

In single-shot mode, if the arbitration lost or transmission error causes a transmission failure, data is not transmitted again. When the SSCj bit (j=0 to 15) is set to "1", the corresponding message slot j is in single-shot mode.

22.1.18 CANi Single-Shot Status Register (CiSSSTR Register) (i=0 to 2)

CANi Single-Shot Status Register (i=0 to 2)(1)

Symbol	Address	After Reset(2)
C0SSSTR	0225_{16} - 0224_{16}	0000_{16}
C1SSSTR	$02A5_{16}$ - $02A4_{16}$	0000_{16}
C2SSSTR	$01C5_{16}$ - $01C4_{16}$	0000_{16}

Bit Symbol	Bit Name	Function	RW
SSS15	Message Slot 15 Single-Shot Status Bit(3)	0: No arbitration is lost, or no transmit error occurs 1: Arbitration is lost, or transmit error occurs	RW
SSS14	Message Slot 14 Single-Shot Status Bit(3)		RW
SSS13	Message Slot 13 Single-Shot Status Bit(3)		RW
SSS12	Message Slot 12 Single-Shot Status Bit(3)		RW
SSS11	Message Slot 11 Single-Shot Status Bit(3)		RW
SSS10	Message Slot 10 Single-Shot Status Bit(3)		RW
SSS9	Message Slot 9 Single-Shot Status Bit(3)		RW
SSS8	Message Slot 8 Single-Shot Status Bit(3)		RW
SSS7	Message Slot 7 Single-Shot Status Bit(3)		RW
SSS6	Message Slot 6 Single-Shot Status Bit(3)		RW
SSS5	Message Slot 5 Single-Shot Status Bit(3)		RW
SSS4	Message Slot 4 Single-Shot Status Bit(3)		RW
SSS3	Message Slot 3 Single-Shot Status Bit(3)		RW
SSS2	Message Slot 2 Single-Shot Status Bit(3)		RW
SSS1	Message Slot 1 Single-Shot Status Bit(3)		RW
SSS0	Message Slot 0 Single-Shot Status Bit(3)		RW

NOTES:
1. The CiSSSTR register can be accessed when the BANKSEL bit in the CiCTLR1 is set to "0".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module, and setting the BANKSEL bit to "0".
3. Set to "0" by program. When it is set it to "1", the value before setting to "1" remains.

Figure 22.21 C0SSSTR, C1SSSTR and C2SSSTR Registers

If the arbitration lost or transmission error causes a transmission failure, the bit corresponding to message slot j (j=0 to 15) is set to "1". The SSSj bit is set to "0" by program because it is not set to "0" automatically.

Use the MOV instruction, instead of the bit clear instruction, to set the SSSj bit to "0". Bits not being changed to "0" must be set to "1".

For example: To set the SSS0 bit for CAN0 to "0"

Assembly language: mov.w #07FFFh, C0SSSTR

C language: c0ssstr = 0x7FFF;

22.1.19 CANi Global Mask Register, CANi Local Mask Register A and CANi Local Mask Register B (CiGMRk, CiLMARk and CiLMBRk Registers) (i=0 to 2, k=0 to 4)

CANi Global Mask Register Standard ID0(1)
CANi Local Mask Register A Standard ID0(1)
CANi Local Mask Register B Standard ID0(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0GMR0, C1GMR0, C2GMR0	0228_{16}, $02A8_{16}$, $01C8_{16}$	XXX0 0000$_2$
C0LMAR0, C1LMAR0, C2LMAR0	0230_{16}(3), $02B0_{16}$(4), $01D0_{16}$(5)	XXX0 0000$_2$
C0LMBR0, C1LMBR0, C2LMBR0	0238_{16}(6), $02B8_{16}$(7), $01D8_{16}$(8)	XXX0 0000$_2$

Bit Symbol	Bit Name	Function	RW
SID6M	Standard ID6	0: No ID is checked 1: ID is checked	RW
SID7M	Standard ID7		RW
SID8M	Standard ID8		RW
SID9M	Standard ID9		RW
SID10M	Standard ID10		RW
____ (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. This register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset, supplying a clock to the CAN module, and setting the BANKSEL bit to "1".
3. The C0LMAR0 register shares the same address with the C0MCTL0 register.
4. The C1LMAR0 register shares the same address with the C1MCTL0 register.
5. The C2LMAR0 register shares the same address with the C2MCTL0 register.
6. The C0LMBR0 register shares the same address with the C0MCTL8 register.
7. The C1LMBR0 register shares the same address with the C1MCTL8 register.
8. The C2LMBR0 register shares the same address with the C2MCTL8 register.

Figure 22.22 C0GMR0, C0LMAR0 and C0LMBR0 Registers
C1GMR0, C1LMAR0 and C1LMBR0 Registers
C2GMR0, C2LMAR0 and C2LMBR0 Registers

CANi Global Mask Register Standard ID1(1)
CANi Local Mask Register A Standard ID1(1)
CANi Local Mask Register B Standard ID1(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0GMR1, C1GMR1, C2GMR1	0229_{16}, $02A9_{16}$, $01C9_{16}$	$XX00\ 0000_2$
C0LMAR1, C1LMAR1, C2LMAR1	0231_{16}(3), $02B1_{16}$(4), $01D1_{16}$(5)	$XX00\ 0000_2$
C0LMBR1, C1LMBR1, C2LMBR1	0239_{16}(6), $02B9_{16}$(7), $01D9_{16}$(8)	$XX00\ 0000_2$

Bit Symbol	Bit Name	Function	RW
SID0M	Standard ID0	0: No ID is verified 1: ID is verified	RW
SID1M	Standard ID1		RW
SID2M	Standard ID2		RW
SID3M	Standard ID3		RW
SID4M	Standard ID4		RW
SID5M	Standard ID5		RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. The CiGMR0, CiLMAR0 and CiLMBR0 registers can be accessed only when the BANKSEL bit in the CiCTLR1 register is set to "1" (mask register selected).
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset, supplying a clock to the CAN module, and setting the BANKSEL bit to "1".
3. The C0LMAR1 register shares the same address with the C0MCTL1 register.
4. The C1LMAR1 register shares the same address with the C1MCTL1 register.
5. The C2LMAR1 register shares the same address with the C2MCTL1 register.
6. The C0LMBR1 register shares the same address with the C0MCTL9 register.
7. The C1LMBR1 register shares the same address with the C1MCTL9 register.
8. The C2LMBR1 register shares the same address with the C2MCTL9 register.

Figure 22.23 C0GMR1, C0LMAR1 and C0LMBR1 Registers
C1GMR1, C1LMAR1 and C1LMBR1 Registers
C2GMR1, C2LMAR1 and C2LMBR1 Registers

CANi Global Mask Register Extended ID0(1)
CANi Local Mask Register A Extended ID0(1)
CANi Local Mask Register B Extended ID0(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0GMR2, C1GMR2, C2GMR2	$022A_{16}$, $02AA_{16}$, $01CA_{16}$	$XXXX\ 0000_2$
C0LMAR2, C1LMAR2, C2LMAR2	0232_{16}(3), $02B2_{16}$(4), $01D2_{16}$(5)	$XXXX\ 0000_2$
C0LMBR2, C1LMBR2, C2LMBR2	$023A_{16}$(6), $02BA_{16}$(7), $01DA_{16}$(8)	$XXXX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
EID14M	Extended ID14	0: No ID is checked 1: ID is checked	RW
EID15M	Extended ID15		RW
EID16M	Extended ID16		RW
EID17M	Extended ID17		RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. This register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset, supplying a clock to the CAN module, and setting the BANKSEL bit to "1".
3. The C0LMAR2 register shares the same address with the C0MCTL2 register.
4. The C1LMAR2 register shares the same address with the C1MCTL2 register.
5. The C2LMAR2 register shares the same address with the C2MCTL2 register.
6. The C0LMBR2 register shares the same address with the C0MCTL10 register.
7. The C1LMBR2 register shares the same address with the C1MCTL10 register.
8. The C2LMBR2 register shares the same address with the C2MCTL10 register.

Figure 22.24 C0GMR2, C0LMAR2 and C0LMBR2 Registers
C1GMR2, C1LMAR2 and C1LMBR2 Registers
C2GMR2, C2LMAR2 and C2LMBR2 Registers

CANi Global Mask Register Extended ID1(1)
CANi Local Mask Register A Extended ID1(1)
CANi Local Mask Register B Extended ID1(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0GMR3, C1GMR3, C2GMR3	$022B_{16}$, $02AB_{16}$, $01CB_{16}$	00_{16}
C0LMAR3, C1LMAR3, C2LMAR3	0233_{16}(3), $02B3_{16}$(4), $01D3_{16}$(5)	00_{16}
C0LMBR3, C1LMBR3, C2LMBR3	$023B_{16}$(6), $02BB_{16}$(7), $01DB_{16}$(8)	00_{16}

Bit Symbol	Bit Name	Function	RW
EID6M	Extended ID6	0: No ID is checked 1: ID is checked	RW
EID7M	Extended ID7		RW
EID8M	Extended ID8		RW
EID9M	Extended ID9		RW
EID10M	Extended ID10		RW
EID11M	Extended ID11		RW
EID12M	Extended ID12		RW
EID13M	Extended ID13		RW

NOTES:
1. This register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset, supplying a clock to the CAN module, and setting the BANKSEL bit to "1".
3. The C0LMAR3 register shares the same address with the C0MCTL3 register.
4. The C1LMAR3 register shares the same address with the C1MCTL3 register.
5. The C2LMAR3 register shares the same address with the C2MCTL3 register.
6. The C0LMBR3 register shares the same address with the C0MCTL11 register.
7. The C1LMBR3 register shares the same address with the C1MCTL11 register.
8. The C2LMBR3 register shares the same address with the C2MCTL11 register.

Figure 22.25 C0GMR3, C0LMAR3 and C0LMBR3 Registers
C1GMR3, C1LMAR3 and C1LMBR3 Registers
C2GMR3, C2LMAR3 and C2LMBR3 Registers

CANi Global Mask Register Extended ID2(1)
CANi Local Mask Register A Extended ID2(1)
CANi Local Mask Register B Extended ID2(1) (i=0 to 2)



Symbol	Address	After Reset(2)
C0GMR4, C1GMR4, C2GMR4	022C16, 02AC16, 01CC16	XX00 00002
C0LMAR4, C1LMAR4, C2LMAR4	02341 6(3), 02B416(4), 01D416(5)	XX00 00002
C0LMBR4, C1LMBR4, C2LMBR4	023C16(6), 02BC16(7), 01DC16(8)	XX00 00002

Bit Symbol	Bit Name	Function	RW
EID0M	Extended ID0	0: No ID is checked 1: ID is checked	RW
EID1M	Extended ID1		RW
EID2M	Extended ID2		RW
EID3M	Extended ID3		RW
EID4M	Extended ID4		RW
EID5M	Extended ID5		RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. This register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to "1".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset, supplying a clock to the CAN module, and setting the BANKSEL bit to "1".
3. The C0LMAR4 register shares the same address with the C0MCTL4 register.
4. The C1LMAR4 register shares the same address with the C1MCTL4 register.
5. The C2LMAR4 register shares the same address with the C2MCTL4 register.
6. The C0LMBR4 register shares the same address with the C0MCTL12 register.
7. The C1LMBR4 register shares the same address with the C1MCTL12 register.
8. The C2LMBR4 register shares the same address with the C2MCTL12 register.

Figure 22.26 C0GMR4, C0LMAR4 and C0LMBR4 Registers
C1GMR4, C1LMAR4 and C1LMBR4 Registers
C2GMR4, C2LMAR4 and C2LMBR4 Registers

The CiGMRk, CiLMARk and CiLMBRk registers are used for acceptance filtering. The users can select and receive user-desired messages.
The CiGMRk register determines whether IDs in the message slots 0 to 13 are verified. The CiLMARk register determines whether ID in the message slot 14 is verified. The CiLMBRk register determines whether ID in the message slot 15 is verified.

- When bits in these registers are set to "0", each standard ID0 and standard ID1 bits (ID bit) and extended ID0 to extended ID2 bits in the CANi message slots j (j=0 to 15) corresponding to the bits in the above registers, is masked while acceptance filtering. (The corresponding bits are assumed to have matching IDs.)
- When bits in these registers are set to "1", corresponding ID bits are compared with received IDs while acceptance filtering. If the received ID matches the ID in the message slot j, the received data having the matched ID is stored into that message slot.

NOTES:

1. Change the CiGMRk register setting only when the message slots 0 to 13 have no receive request.
2. Change the CiLMARk register setting only when the message slot 14 has no receive request.
3. Change the CiLMBRk register setting only when the message slot 15 has no receive request.
4. More than two message slots are able to store a receive message ID, the ID is stored into the message slot, having the smallest slot number.

Figure 22.27 shows each mask register and corresponding message slot. Figure 22.28 shows the acceptance filtering.



Figure 22.27 Mask Registers and Message Slots



Figure 22.28 Acceptance Filtering

22.1.20 CANi Message Slot j Control Register (CiMCTLj Register) (i=0 to 2, j=0 to 15)

CANi Message Slot j Control Register (i=0 to 2, j=0 to 15)(1)



Symbol	Address	After Reset(2)
C0MCTL0 to C0MCTL15	0230₁₆ to 023F₁₆(3)	00₁₆
C1MCTL0 to C1MCTL15	02B0₁₆ to 02BF₁₆(4)	00₁₆
C2MCTL0 to C2MCTL15	01D0₁₆ to 01DF₁₆(5)	00₁₆

Bit Symbol	Bit Name	Function	RW
When receive, NEWDATA When transmit, SENTDATA	Receive Complete Flag(6) Transmit Complete Flag(6)	When transmitting 0: Not transmitted 1: Transmit completed When receiving 0: Not received 1: Receive completed	RW
When receive, INVALDATA When transmit, TRMACTIVE	Receiving Flag Transmitting Flag	When transmitting 0: Except transmitting 1: Transmitting When receiving 0: Except storing received data 1: Storing received data	RO
MSGLOST	Overwrite Flag(6)	0: No overrun error occurs 1: Overrun error occurs	RW
REMACTIVE	Remote Frame Transmit/Receive Status Flag	In modes other than BasicCan mode 0: Data frame 1: Remote frame In BasicCan mode 0: Receives the data frame (status) 1: Receives the remote frame (status)	RO
RSPLOCK	Automatic Answering Disable Mode Select Bit	0: Enables automatic answering of the remote frame 1: Disables automatic answering of the remote frame	RW
REMOTE	Remote Frame Set Bit	0: Transmits/receives the data frame 1: Transmits/receives the remote frame	RW
RECREQ	Receive Request Bit	0: No request to receive the frame 1: Request to receive the frame	RW
TRMREQ	Transmit Request Bit	0: No request to transmit the frame 1: Request to transmit the frame	RW

NOTES:
1. This register can be accessed when the BANKSEL bit in the CiCTLR1 register is set to "0".
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module, and setting the BANKSEL bit to "0" .
3. The C0MCTL0 to C0MCTL4 registers share addresses with the C0LMAR0 to C0LMAR4 registers respectively. The C0MCTL8 to C0MCTL12 registers share addresses with the C0LMBR0 to C0LMBR4 registers respectively.
4. The C1MCTL0 to C1MCTL4 registers share addresses with the C1LMAR0 to C1LMAR4 registers respectively. The C1MCTL8 to C1MCTL12 registers share addresses with the C1LMBR0 to C1LMBR4 registers respectively.
5. The C2MCTL0 to C2MCTL4 registers share addresses with the C2LMAR0 to C2LMAR4 registers respectively. The C2MCTL8 to C2MCTL12 registers share addresses with the C2LMBR0 to C2LMBR4 registers respectively.
6. Set to "0" by program. If it is set to "1", the value before setting to "1" remains.

Figure 22.29 C0MCTL0 to C0MCTL15 Registers, C1MCTL0 to C1MCTL15 Registers and C2MCTL0 to C2MCTL15 Registers

Table 22.4 CiMCTLj register(i=0 to 2, j= 0 to 15) Settings and Transmit/Receive Mode

Settings for the CiMCTLj Register								Transmit/Receive Mode
TRMREQ	RECREQ	REMOTE	RSPLOCK	REMACTIVE	MSGLOST	TRMACTIVE INVALDATA	SENTDATA NEWDATA	
0	0	0	0	0	0	0	0	No frame is transmitted or received
0	1	0	0	0	0	0	0	Data frame is received
0	1	1	1 or 0	0	0	0	0	Remote frame is received (The data frame is transmitted after receiving the remote frame.)
1	0	0	0	0	0	0	0	Data frame is transmitted
1	0	1	0	0	0	0	0	Remote frame is transmitted (The data frame is received after transmitting the remote frame)

22.1.20.1 SENTDATA/NEWDATA Bit

The SENTDATA/NEWDATA bit indicates that the CAN module has transmitted or received the CAN message. Set the SENTDATA/NEWDATA bit to "0 " (not transmitted or not received) by program before data transmission and reception is started. The SENTDATA/NEWDATA bit is not set to "0" automatically. When the TRMACTIVE/INVALDATA bit is set to "1" (during transmission or storing received data), the SENTDATA/NEWDATA bit cannot be set to "0".

SENTDATA : The SENTDATA bit is set to "1" (transmit complete) when data transmission is completed in the transmit message slot.

NEWDATA : The NEWDATA bit is set to "1" (receive complete) when the message to be stored into the message slot j (j=0 to 15) is received in the receive message slot as expected.

NOTES:

1. To read a received data from the message slot j, set the NEWDATA bit to "0" before reading. If the NEWDATA bit is set to "1" immediately after reading, this indicates that new received data has been stored into the message slot while reading and the read data contains an indeterminate value. In this case, discard the data with indeterminate value and then read the message slot again after the NEWDATA bit is set to "0".
2. When the remote frame is transmitted or received, the SENTDATA/NEWDATA bit remains unchanged after the remote frame transmission or reception is completed. The SENTDATA/NEWDATA bit is set to "1" when a subsequent data frame transmission or reception is completed.

22.1.20.2 TRMACTIVE/INVALDATA Bit

The TRMACTIVE/INVALDATA bit indicates that the CAN protcol controller is transmitting or receiving a message and accessing the message slot j. The TRMACTIVE/INVALDATA bit is set to "1" when the CAN module is accessing the message slot and to "0 " when not accessing the message slot.

TRMACTIVE : The TRMACTIVE bit is set to "1" (except transmitting) when a data transmission is started in the message slot. If the CAN module loses in bus arbitration, the TRMACTIVE bit is set to "0" (stops transmitting) when a CAN bus error occurs or when a data transmission is completed.

INVALDATA : The INVALDATA bit is set to "1" (storing received data) when receiving a received message into the messaqe slot j, after a message reception is completed. Then the INVALDATA bit is set to "0" after a message storage is completed. Data, if read from the message slot j while this bit is set to "1", is indeterminate.

22.1.20.3 MSGLOST Bit

The MSGLOST bit is enabled only when the message slot is set for reception. The MSGLOST bit is set to "1" (overrun error occurred) when the message slot j is overwritten by a new received message while the NEWDATA bit set to "1" (already received).

The MSGLOST bit is not automatically set to "0". Set to "0" (no overrun error occurred) by program.

22.1.20.4 REMACTIVE Bit

The CiMCTL0 to CiMCTL15 registers all have the same function when the STATE_BASICCAN bit is set to "0" (other than BasicCAN mode).

The REMACTIVE bit is set to "1" (remote frame) when the message slot j is set to transmit or receive the remote frame. The REMACTIVE bit is set to "0" (data frame) after the remote frame has been transmitted or received.

The functions of the CiMCTL14 and CiMCTL15 registers change when the STATE_BASICCAN bit is set to "1" (BasicCAN mode). When the REMACTIVE bit is set to "0", this indicates that a message stored into the message slot is the data frame. When the REMACTIVE bit is set to "1", this indicates a message stored into the message slot is the remote frame.

22.1.20.5 RSPLOCK Bit

The RSPLOCK bit is enabled only when remote frame reception shown in Table 22.4 is selected. The RSPLOCK bit determines whether the received remote frame is processed or not.

When the RSPLOCK bit is set to "0" (automatic answering of the remote frame enabled), the slot automatically changes to a transmit slot after the remote frame is received and the message stored into the message slot is automatically transmitted as the data frame.

When the RSPLOCK bit is set to "1" (automatic answering of the remote frame disabled), message is not automatically transmitted upon receiving the remote frame.

Set the RSPLOCK bit to "0" to select any transmit/receive mode other than the remote frame reception.

22.1.20.6 REMOTE Bit

The REMOTE bit selects transmit/receive mode shown in Table 22.4. Set the REMOTE bit to "0" to transmit or receive data frame. Set to "1" to transmit or receive remote frame.

The followings occur during remote frame transmission or reception.

- Transmitting the remote frame

  A message stored into the message slot j (j=0 to 15) is transmitted as the remote frame. After transmission, the slot automatically becomes ready to receive data frame.

  If the data frame is received before the remote frame is transmitted, the data frame is stored into the message slot j. The remote frame is not transmitted.

- Receiving the remote frame

  The message slot receives the remote frame. The RSPLOCK bit determines whether or not to process the received remote frame.

22.1.20.7 RECREQ Bit

The RECREQ bit selects transmit/receive mode shown in Table 22.4. Set the RECREQ bit to "1" (receive requested) when data frame or remote frame is received. Set the RECREQ bit to "0" (no receive requested) when data frame or remote frame is transmitted.

When a data frame is automatically transmitted after a remote frame is received, the RECREQ bit remains set to "1". Set the RECREQ bit to "0" to transmit a remote frame. After a remote frame is transmitted, a data frame is automatically received while the RECREQ bit remains set to "0".

When setting the TRMREQ bit to "1" (transmit requested), do not set the RECREQ bit to "1" (receive requested).

22.1.20.8 TRMREQ Bit

The TRMREQ bit selects transmit/receive mode shown in Table 22.4. Set the TRMREQ bit to "1" (transmit requested) when data frame or remote frame is transmitted.

Set the TRMREQ bit to "0" (no request to transmit the frame) when data frame or remote frame is received.

When the data frame is automatically received after the remote frame is transmitted, the TRMREQ bit remains set to "1". Set the TRMREQ bit to "0" to receive the remote frame. After the remote frame is received, data frame is automatically transmitted while the TRMREQ bit remains set to "0".

If the RECREQ bit is set to "1" (request to receive the frame), do not set the TRMREQ bit to "1" (request to transmit the frame).

NOTES:

1. If some message slots are requested to transmit the data frame or remote frame, the message slot, having the smallest slot number starts transmitting.
2. In single-shot mode, the CiMCTLj register is set to "00_{16}" when data transmission is failed, due to the arbitration lost or transmission error.

22.1.21 CANi Slot Buffer Select Register (CiSBS Register) (i=0 to 2)

CANi Slot Buffer Select Register (i=0 to 2)



Symbol	Address	After Reset(2)
C0SBS	0240₁₆	00₁₆
C1SBS	0250₁₆	00₁₆
C2SBS	0170₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
SBS00	CANi Message Slot Buffer 0 Number Select Bit	b3 b2 b1 b0 0 0 0 0: Message slot 0 0 0 0 1: Message slot 1 0 0 1 0: Message slot 2 0 0 1 1: Message slot 3 (Note 1) 1 1 0 0: Message slot 12 1 1 0 1: Message slot 13 1 1 1 0: Message slot 14 1 1 1 1: Message slot 15	RW
SBS01			RW
SBS02			RW
SBS03			RW
SBS10	CANi Message Slot Buffer 1 Number Select Bit	b3 b2 b1 b0 0 0 0 0: Message slot 0 0 0 0 1: Message slot 1 0 0 1 0: Message slot 2 0 0 1 1: Message slot 3 (Note 1) 1 1 0 0: Message slot 12 1 1 0 1: Message slot 13 1 1 1 0: Message slot 14 1 1 1 1: Message slot 15	RW
SBS11			RW
SBS12			RW
SBS13			RW

NOTES:
1. 16 CANi message slots are provided. Each message slot can be selected as a transmit or a receive slot.
2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying a clock to the CAN module.

Figure 22.30 C0SBS, C1SBS and C2SBS Registers

22.1.21.1 SBS03 to SBS00 Bits

If the SBS03 to SBS00 bits select a number j (j=0 to 15), the message slot j is allocated to the CANi message slot buffer 0. The message slot j can be accessed via addresses 01E0₁₆ to 01EF₁₆, and 0260₁₆ to 026F₁₆.

22.1.21.2 SBS13 to SBS10 Bits

If the SBS13 to SBS10 bits select a number j, the message slot j is allocated to the CANi message slot buffer 1. The message slot j can be accessed via addresses 01F0₁₆ to 01FF₁₆, and 0270₁₆ to 027F₁₆.

22.1.22 CANi Message Slot Buffer j (i=0 to 2, j=0,1)

CANi Message Slot Buffer j Standard ID0 (i=0 to 2, j=0,1)(1)



Symbol	Address	After Reset
C0SLOT0_0, C0SLOT1_0	$01E0_{16}$, $01F0_{16}$	Indeterminate
C1SLOT0_0, C1SLOT1_0	0260_{16}, 0270_{16}	Indeterminate
C2SLOT0_0, C2SLOT1_0	0180_{16}, 0190_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
SID6	Standard ID6	Read or write the standard ID6 in the message slot k (k=0 to 15)	RW
SID7	Standard ID7	Read or write the standard ID7 in the message slot k	RW
SID8	Standard ID8	Read or write the standard ID8 in the message slot k	RW
SID9	Standard ID9	Read or write the standard ID9 in the message slot k	RW
SID10	Standard ID10	Read or write the standard ID10 in the message slot k	RW
____ (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_0 register.

CANi Message Slot Buffer j Standard ID1 (i=0 to 2, j=0,1)(1)



Symbol	Address	After Reset
C0SLOT0_1, C0SLOT1_1	$01E1_{16}$, $01F1_{16}$	Indeterminate
C1SLOT0_1, C1SLOT1_1	0261_{16}, 0271_{16}	Indeterminate
C2SLOT0_1, C2SLOT1_1	0181_{16}, 0191_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
SID0	Standard ID0	Read or write the standard ID0 in the message slot k (k=0 to 15)	RW
SID1	Standard ID1	Read or write the standard ID1 in the message slot k	RW
SID2	Standard ID2	Read or write the standard ID2 in the message slot k	RW
SID3	Standard ID3	Read or write the standard ID3 in the message slot k	RW
SID4	Standard ID4	Read or write the standard ID4 in the message slot k	RW
SID5	Standard ID5	Read or write the standard ID5 in the message slot k	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_1 register.

Figure 22.31 C0SLOT0_0, C0SLOT1_0, C0SLOT0_1 and C0SLOT1_1 Registers
C1SLOT0_0, C1SLOT1_0, C1SLOT0_1 and C1SLOT1_1 Registers
C2SLOT0_0, C2SLOT1_0, C2SLOT0_1 and C2SLOT1_1 Registers

CANi Message Slot Buffer j Extended ID0 (i=0 to 2, j=0,1)(1, 2)



Symbol	Address	After Reset
C0SLOT0_2, C0SLOT1_2	$01E2_{16}$, $01F2_{16}$	Indeterminate
C1SLOT0_2, C1SLOT1_2	0262_{16}, 0272_{16}	Indeterminate
C2SLOT0_2, C2SLOT1_2	0182_{16}, 0192_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
EID14	Extended ID14	Read or write the extended ID14 in the message slot k (k=0 to 15)	RW
EID15	Extended ID15	Read or write the extended ID15 in the message slot k	RW
EID16	Extended ID16	Read or write the extended ID16 in the message slot k	RW
EID17	Extended ID17	Read or write the extended ID17 in the message slot k	RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. If the receive slot is standard ID formatted, the EID bits are indeterminate when received data is stored.
2. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_2 register.

CANi Message Slot Buffer j Extended ID1 (i=0 to 2, j=0,1)(1, 2)



Symbol	Address	After Reset
C0SLOT0_3, C0SLOT1_3	$01E3_{16}$, $01F3_{16}$	Indeterminate
C1SLOT0_3, C1SLOT1_3	0263_{16}, 0273_{16}	Indeterminate
C2SLOT0_3, C2SLOT1_3	0183_{16}, 0193_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
EID6	Extended ID6	Read or write the extended ID6 in the message slot k (k=0 to 15)	RW
EID7	Extended ID7	Read or write the extended ID7 in the message slot k	RW
EID8	Extended ID8	Read or write the extended ID8 in the message slot k	RW
EID9	Extended ID9	Read or write the extended ID9 in the message slot k	RW
EID10	Extended ID10	Read or write the extended ID10 in the message slot k	RW
EID11	Extended ID11	Read or write the extended ID11 in the message slot k	RW
EID12	Extended ID12	Read or write the extended ID12 in the message slot k	RW
EID13	Extended ID13	Read or write the extended ID13 in the message slot k	RW

NOTES:
1. If the receive slot is standard ID formatted, the EID bits are indeterminate when received data is stored.
2. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_3 register.

Figure 22.32 C0SLOT0_2, C0SLOT1_2, C0SLOT0_3 and C0SLOT1_3 Registers
C1SLOT0_2, C1SLOT1_2, C1SLOT0_3 and C1SLOT1_3 Registers
C2SLOT0_2, C2SLOT1_2, C2SLOT0_3 and C2SLOT1_3 Registers

CANi Message Slot Buffer j Extended ID2 (i=0 to 2, j=0,1)(1, 2)



Symbol	Address	After Reset
C0SLOT0_4, C0SLOT1_4	$01E4_{16}$, $01F4_{16}$	Indeterminate
C1SLOT0_4, C1SLOT1_4	0264_{16}, 0274_{16}	Indeterminate
C2SLOT0_4, C2SLOT1_4	0184_{16}, 0194_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
EID0	Extended ID0	Read or write the extended ID0 in the message slot k (k=0 to 15)	RW
EID1	Extended ID1	Read or write the extended ID1 in the message slot k	RW
EID2	Extended ID2	Read or write the extended ID2 in the message slot k	RW
EID3	Extended ID3	Read or write the extended ID3 in the message slot k	RW
EID4	Extended ID4	Read or write the extended ID4 in the message slot k	RW
EID5	Extended ID5	Read or write the extended ID5 in the message slot k	RW
____ (b7 - b6)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTES:
1. If the receive slot is standard ID formatted, the EID bits are indeterminate when received data is stored.
2. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_4 register.

CANi Message Slot Buffer j Data Length Code (i=0 to 2, j=0,1)(1)



Symbol	Address	After Reset
C0SLOT0_5, C0SLOT1_5	$01E5_{16}$, $01F5_{16}$	Indeterminate
C1SLOT0_5, C1SLOT1_5	0265_{16}, 0275_{16}	Indeterminate
C2SLOT0_5, C2SLOT1_5	0185_{16}, 0195_{16}	Indeterminate

Bit Symbol	Bit Name	Function	RW
DLC0	Data Length Set Bit	Read or write the data length set bit in the message slot k (k=0 to 15)	RW
DLC1			RW
DLC2			RW
DLC3			RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		_

NOTE:
1. Select, by setting the CiSBS register, the message slot k to be accessed by the CiSLOTj_5 register.

Figure 22.33 C0SLOT0_4, C0SLOT1_4, C0SLOT0_5 and C0SLOT1_5 Registers
C1SLOT0_4, C1SLOT1_4, C1SLOT0_5 and C1SLOT1_5 Registers
C2SLOT0_4, C2SLOT1_4, C2SLOT0_5 and C2SLOT1_5 Registers

CANi Message Slot Buffer j Data m (i=0 to 2, j=0,1, m=0 to 7)(1, 2)

b7 b0

Symbol	Address	After Reset
C0SLOT0_6 to C0SLOT0_13	$01E6_{16}$ to $01ED_{16}$	Indeterminate
C0SLOT1_6 to C0SLOT1_13	$01F6_{16}$ to $01FD_{16}$	Indeterminate
C1SLOT0_6 to C1SLOT0_13	0266_{16} to $026D_{16}$	Indeterminate
C1SLOT1_6 to C1SLOT1_13	0276_{16} to $027D_{16}$	Indeterminate
C2SLOT0_6 to C2SLOT0_13	0186_{16} to $018D_{16}$	Indeterminate
C2SLOT1_6 to C2SLOT1_13	0196_{16} to $019D_{16}$	Indeterminate

Function	Setting Range	RW
Read or write data m in the message slot k (k=0 to 15, m=0 to 7)	00_{16} to FF_{16}	RW

NOTES:
1. Select, by setting the CiSBS register, the data m in the message slot k to be accessed by the CiSLOTj_6 to CiSLOTj_13 register.
2. When the data frame is received, data with lessthan the data length selected by the CiSLOTj_5 register is indeterminate.

CANi Message Slot Buffer j Time Stamp High-Ordered (i=0,1, j=0,1)(1)

b7 b0

Symbol	Address	After Reset
C0SLOT0_14, C0SLOT1_14	$01EE_{16}$, $01FE_{16}$	Indeterminate
C1SLOT0_14, C1SLOT1_14	$026E_{16}$, $027E_{16}$	Indeterminate
C2SLOT0_14, C2SLOT1_14	$018E_{16}$, $019E_{16}$	Indeterminate

Function	Setting Range	RW
Read or write the time stamp high-ordered in the message slot k (k=0 to 15)	00_{16} to FF_{16}	RW

NOTE:
1. Select, by setting the CiSBS register, the time stamp high-ordered in the message slot k to be accessed by the CiSLOTj_14 register.

CANi Message Slot Buffer j Time Stamp Low-Ordered (i=0 to 2, j=0,1)(1)

b7 b0

Symbol	Address	After Reset
C0SLOT0_15, C0SLOT1_15	$01EF_{16}$, $01FF_{16}$	Indeterminate
C1SLOT0_15, C1SLOT1_15	$026F_{16}$, $027F_{16}$	Indeterminate
C2SLOT0_15, C2SLOT1_15	$018F_{16}$, $019F_{16}$	Indeterminate

Function	Setting Range	RW
Read or write the time stamp low-ordered in the message slot k (k=0 to 15)	00_{16} to FF_{16}	RW

NOTE:
1. Select, by setting the CiSBS register, the time stamp low-ordered in the message slot k to be accessed by the CiSLOTj_15 register.

Figure 22.34 C0SLOT0_6 to C0SLOT0_13, C0SLOT1_6 to C0SLOT1_13, C0SLOT0_14, C0SLOT1_14, C0SLOT0_15 and C0SLOT1_15 Registers C1SLOT0_6 to C1SLOT0_13, C1SLOT1_6 to C1SLOT1_13, C1SLOT0_14, C1SLOT1_14, C1SLOT0_15 and C1SLOT1_15 Registers C2SLOT0_6 to C2SLOT0_13, C2SLOT1_6 to C2SLOT1_13, C2SLOT0_14, C2SLOT1_14, C2SLOT0_15 and C2SLOT1_15 Registers

The message slot, selected by setting the CiSBS register, is read by reading the message slot buffer. A message can be written in the message slot selected by the CiSBS register if the message is written to the message slot buffer.

Write to the message slot k (k=0 to 15) while the corresponding CiMCTLk register is set to "00_{16}".

22.1.23 CANi Acceptance Filter Support Register (CiAFS Register) (i=0 to 2)

CANi Acceptance Filter Support Register (i=0 to 2)

Symbol	Address	After Reset(1)
C0AFS	024516 - 024416	010016
C1AFS	025516 - 025416	010016
C2AFS	017516 - 017416	010016

Function	Setting Range	RW
Generates data to determine a received ID	000016 to $FFFF16$	RW

NOTE:
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.



Data used to search a data table is generated from a received ID in standard format. The table search with this data determines whether or not a received ID is valid.

	b7	b6	b5	b4	b3	b2	b1	b0
Top+00$16$	0071_{16} "0"	0061_{16} "0"	0051_{16} "0"	0041_{16} "0"	0031_{16} "0"	0021_{16} "0"	0011_{16} "1"	0001_{16} "0"
Top+01$16$	$00F_{16}$ "1"	$00E_{16}$ "0"	$00D_{16}$ "0"	$00C_{16}$ "0"	$00B_{16}$ "0"	$00A_{16}$ "0"	0091_{16} "0"	0081_{16} "0"
	≈							≈
Top+DE16	$6F7_{16}$ "0"	$6F6_{16}$ "0"	$6F5_{16}$ "0"	$6F4_{16}$ "0"	$6F3_{16}$ "1"	$6F2_{16}$ "0"	$6F1_{16}$ "0"	$6F0_{16}$ "0"
	≈							≈
Top+FE16	$7F7_{16}$ "0"	$7F6_{16}$ "0"	$7F5_{16}$ "0"	$7F4_{16}$ "0"	$7F3_{16}$ "0"	$7F2_{16}$ "0"	$7F1_{16}$ "0"	$7F0_{16}$ "1"
Top+FF16	$7FF_{16}$ "0"	$7FE_{16}$ "0"	$7FD_{16}$ "1"	$7FC_{16}$ "0"	$7FB_{16}$ "0"	$7FA_{16}$ "0"	$7F9_{16}$ "0"	$7F8_{16}$ "0"

Address search information | Bit search information

When a received ID is "6F3$16$"



Bit search information	b7 b3 b0	3 low-order bits of received ID
01_{16}	0 0 0 0 0 0 0 1	0_{16}
02_{16}	0 0 0 0 0 0 1 0	1_{16}
04_{16}	0 0 0 0 0 1 0 0	2_{16}
08_{16}	0 0 0 0 1 0 0 0	3_{16}
10_{16}	0 0 0 1 0 0 0 0	4_{16}
20_{16}	0 0 1 0 0 0 0 0	5_{16}
40_{16}	0 1 0 0 0 0 0 0	6_{16}
80_{16}	1 0 0 0 0 0 0 0	7_{16}

i = 0 to 2

Figure 22.35 C0AFS, C1AFS and C2AFS Registers

The CiAFS register enables prompt performance of the table search to determine the validity of a received ID. This function is for standard-formatted ID only.

22.2 CAN Clock

The CAN clock is the operating clock for the CAN module. f_1 or f_{CAN} can be selected as the CAN clock. f_{CAN} has the same frequency as the main clock. The PM25 bit in the PM2 register determines the CAN clock. Refer to **8. Clock Generation Circuit** for details.

22.2.1 Main Clock Direct Mode

f_{CAN} becomes the CAN clock in main clock direct mode. The CAN module must enter main clock direct mode while the PM25 bit is set to "1" (main clock). Set the PM25 bit in CAN sleep mode.

Set the PM24 bit in the PM2 register to "1" (main clock) before accessing CAN-associated registers in main clock direct mode. Do not enter wait mode or stop mode when the PM24 bit is set to "1".

Table 22.5 lists CAN clock settings. Figure 22.36 shows a flow chart of accessing procedure for CAN-associated registers.

Table 22.5 CAN Clock Settings

CAN Clock	Clock Source	CM0 Register	CM1 Register	CM2 Register	PM2 Register		MCD Register
		CM07 Bit	CM17 Bit	CM21 Bit	PM24 Bit	PM25 Bit	MCD4 to MCD0 bits
f_{CAN}	Main Clock (Main Clock Direct Mode)	0	1	0	1	1	---
f_1	Main Clock	0	0	0	0	0	10010_2
	PLL Clock	0	1	0	0	0	10010_2



Figure 22.36 Accessing Procedure for CAN-Associated Registers

22.3 Timing with CAN-Associated Registers

22.3.1 CAN Module Reset Timing

Figure 22.37 shows an operation example of when the CAN module is reset.

(1) The CAN module can be reset when the STATE_RESET bit in the CiSTR register (i=0 to 2) is set to "1" (CAN module reset completed) after the RESET1 and RESET0 bits in the CiCTLR0 register are set to "1" (CAN module reset).

(2) Set necessary CAN-associated registers.

(3) CAN communication can be established after the STATE_RESET bit is set to "0" (resetting) after the RESET1 and RESET0 bits are set to "0" (CAN module reset exited) .



Figure 22.37 Example of CAN Module Reset Operation

22.3.2 CAN Transmit Timing

Figure 22.38 shows an operation example of when the CAN transmits a frame.

(1) When the TRMREQ bit in the CiMCTLj register (j=0 to 15) is set to "1" (request to transmit the data frame) while the CAN bus is in an idle state, the TRMACTIVE bit in the CiMCTLj register is set to "1" (during transmission) and the TRMSTATE bit in the CiSTR register is set to "1" (during transmission). The CAN starts transmitting the frame.

(2) After a CAN frame transmission is completed, the SENTDATA bit in the CiMCTLj register is set to "1" (already transmitted), the TRMSUCC bit in the CiSTR register to "1" (transmission completed) and the SISj bit in the CiSISTR register to "1" (interrupt requested). The MBOX3 to MBOX0 bits in the CiSTR register store transmitted message slot numbers.



Figure 22.38 Example of CAN Data Frame Transmit Operation

22.3.3 CAN Receive Timing

Figure 22.39 shows an operation example of when the CAN receives a frame.

(1) When the RECREQ bit in the CiMCTLj register (i=0 to 2, j= 0 to 15) is set to "1" (receive requested), the CAN is ready to receive the frame at anytime.

(2) When the CAN starts receiving the frame, the RECSTATE bit in the CiSTR register is set to "1" (during reception).

(3) After the CAN frame reception is completed, the INVALDATA bit in the CiMCTLj register is set to "1" (storing received data), the NEWDATA bit in the CiMCTLj register is set to "1" (receive complete) and the RECSUCC bit in the CiSTR register is set to "1" (reception completed).

(4) After data is written to the message slot, the INVALDATA bit is set to "0" (storing receiving data) and the SISj bit in the CiSISTR register is set to "1" (interrupt requested). The MBOX3 to MBOX0 bits in the CiSTR register store received message slot numbers.



Figure 22.39 Example of CAN Data Frame Receive Operation

22.3.4 CAN Bus Error Timing

Figure 22.40 shows an operation example of when a CAN bus error occurs.

(1) When a CAN bus error is detected, the STATE_BUSERROR bit in the CiSTR register is set to "1", (error occurred) and the BEIS bit in the CiEISTR register is set to "1" (interrupt requested). The CAN starts transmitting the error frame.



Figure 22.40 Operation Timing when CAN Bus Error Occurs

22.4 CAN Interrupts

The CANi wake-up interrupt and CANij interrupts (i=0 to 2, j=0 to 2) are provided as the CAN interrupt.

22.4.1 CANi Wake-Up Interrupt

22.4.1.1 CAN0 Wake-Up Interrupt

If P7$_7$ (CAN0$_{IN}$/CAN02$_{IN}$) is used as a CAN input port, the CAN0 wake-up interrupt is available by using event counter mode of the timer A3 (TA3$_{IN}$) that shares a pin with CAN0.

If P8$_3$ (CAN0$_{IN}$/CAN1$_{IN}$) is used as a CAN input port, the CAN0 and CAN1 wake-up interrupts are available by using $\overline{INT1}$ that shares a pin with CAN0$_{IN}$/CAN1$_{IN}$.

22.4.1.2 CAN1 Wake-Up Interrupt

When a signal applied to the CAN1WU pin is on the falling edge, the CAN1WUR bit in the IIO5IR register is set to "1" (interrupt requested). At this time, the IR bit in the CAN5IC register is set to "1" (interrupt requested) if the CAN1WUE bit in the IIO5IE register is set to "1" (interrupt enabled).

If P8$_3$ (CAN0$_{IN}$/CAN1$_{IN}$) is used as a CAN input port, the CAN0 and CAN1 wake-up interrupts are available by using $\overline{INT1}$ that shares a pin with CAN0$_{IN}$/CAN1$_{IN}$.

22.4.1.3 CAN2 Wake-Up Interrupt

When a signal applied to the CAN2WU pin is on the falling edge, the CAN2WUR bit in the IIO6IR register is set to "1" (interrupt requested). At this time, the IR bit in the CAN8IC register is set to "1" (interrupt requested) if the CAN2WUE bit in the IIO6IE register is set to "1" (interrupt enabled).

22.4.2 CANij Interrupts

Figure 22.41 shows a block diagram of the CANij interrupts. The followings cause the CAN-associated interrupt request to be generated.

- The CANi slot k (k=0 to 15) completes a transmission
- The CANi slot k completes a reception
- The CANi module detects a bus error
- The CANi module moves into an error-passive state
- The CANi module moves into a bus-off state

The INTSEL bit in the CiCTLR1 register determines how an interrupt request is generated. When the INTSEL bit is set to "0", one of the above CANi interrupt request sources cause the CANij interrupts to be generated by the OR circuit. When the INTSEL bit is set to "1", CANi transmission completed, CANi reception completed and CANi errors (CANi bus error detection, CANi module into error-passive state and CANi module into bus-off state) cause the CANij interrupt corresponding to each source to be generated.

22.4.2.1 When the INTSEL Bit is Set to "0"

If the CAN-associated interrupt is generated by one of the interrupt request sources listed in **22.4.2 CANij Interrupts**, the corresponding bit in the CiSISTR register (i=0 to 2) is set to "1" (interrupt requested) when the CANi slot k completes a transmission or a reception. The corresponding bit in the CiEISTR register (i=0 to 2) is set to "1" (interrupt requested) when the CANi module detects a bus error, moves into an error-passive state, or moves into a bus-off state.
The CANi interrupt request signal is set to "1" when the corresponding bit in the CiSISTR or CiEISTR is set to "1" and the corresponding bit in the CiSIMKR or CiEIMKR is set to "1"

When the CAN0 interrupt request signal changes "0" to "1", all CAN0jR bits (j=0 to 2) in the IIO9IR to IIO11IR registers are set to "1" (interrupt requested).
If at least one of the CAN0jE bits in the IIO9IE to IIO11IE registers is set to "1" (interrupt enabled), the IR bits in the corresponding CAN0IC to CAN2IC registers are set to "1" (interrupt requested). The CAN0 interrupt request signal remains set to "1" if another interrupt request causes a corresponding bit in the C0SISTR or C0EISTR to be set to "1" and the corresponding bit in the C0SIMKR or C0EIMKR to be set to "1" after the CAN0 interrupt request signal changes "0" to "1". The CAN0jR and IR bits also remain unchanged.

When the CAN1 interrupt request signal changes "0" to "1", all three CAN1jR bits in the IIO0IR to IIO1IR and IIO5IR registers are set to "1" (interrupt requested).
If at least one of the CAN1jE bits in the IIO0IE to IIO1IE and IIO5IE registers is set to "1", the IR bits in the corresponding CAN3IC to CAN5IC registers are set to "1". The CAN1 interrupt request signal remains set to "1" if another interrupt request causes the corresponding bit in the C1SISTR or C1EISTR to be set to "1" and the corresponding bit in the C1SIMKR or C1EIMKR to be set to "1" after the CAN1 interrupt request signal changes "0" to "1". The CAN1jR and IR bits also remain unchanged.

When the CAN2 interrupt request signal changes "0" to "1", all three CAN2jR bits in the IIO2IR to IIO3IR and IIO6IR registers are set to "1" (interrupt requested).
If at least one of the CAN2jE bits in the IIO2IE to IIO3IE and IIO6IE registers is set to "1", the IR bits in the corresponding CAN6IC to CAN8IC registers are set to "1". The CAN2 interrupt request signal remains set to "1" if another interrupt request causes the corresponding bit in the C2SISTR or C2EISTR to be set to "1" and the corresponding bit in the C2SIMKR or C2EIMKR to be set to "1" after the CAN2 interrupt request signal changes "0" to "1". The CAN2jR and IR bits also remain unchanged.

Bits in the CiSISTR or CiEISTR register and CANijR bits (i=0 to 2, j=0 to 2) in the IIO0IR to IIO1IR, IIO5IR, IIO9IR to IIO11IR, IIO2IR to IIO3IR and IIO6IR registers are not set to "0" automatically, interrupt acknowledgment notwithstanding. Set these bits to "0" by program.
The CANi interrupts are acknowledged when the CANijR bit in the IIO0IR to IIO1IR, IIO5IR, IIO9IR to IIO11IR, IIO2IR to IIO3IR or IIO6IR register and the corresponding bit in the CiSISTR or CiEISTR register are set to "0". If these bits remain set to "1", all CAN-associated interrupt request sources become invalid.

22.4.2.2 When the INTSEL Bit is Set to "1"

If the CAN-associated interrupt is generated by one of the interrupt request sources listed in **22.4.2 CANij Interrupts**, the corresponding bit in the CiSISTR register (i=0 to 2) is set to "1" (interrupt requested) when the CANi slot k(k=0 to 15) completes a transmission or a reception. The corresponding bit in the CiEISTR registe is set to "1" (interrupt requested) when the CANi module detects a bus error, moves into an error-passive state, or moves into a bus-off state.

The CANi receive interrupt request signal is set to "1" if the corresponding bit in the CiSIMKR is set to "1" and the corresponding bit in the CiSISTR register is set to "1" when the CANi module completes a reception.
The CANi transmit interrupt request signal is set to "1" if the corresponding bit in the CiSIMKR is set to "1" and the corresponding bit in the CiSISTR register is set to "1" when the CANi module completes a transmission.
The CANi error interrupt request signal is set to "1" if corresponding bits in the CiEIMKR are set to "1" and the corresponding bit in the CiEISTR register is set to "1" when the CANi module detects a bus error, moves into an error-passive state, or moves into a bus-off state.

When the CANi receive interrupt request signal changes "0" to "1", the CAN00R bit in the IIO9IR register, the CAN10R bit in the IIO0IR register and the CAN20R bit in the IIO2IR register are set to "1" (interrupt requested). If the CAN00E in the IIO9IE register is set to "1" (interrupt enabled), the IR bit in the CAN0IC register is set to "1" (interrupt requested). If the CAN10E bit in the IIO0IE register is set to "1" (interrupt enabled), the IR bit in the CAN3IC register is set to "1" (interrupt requested). If the CAN20E bit in the IIO2IE register is set to "1" (interrupt enabled), the IR bit in the CAN6IC register is set to "1" (interrupt requested).
When the CANi transmit interrupt request signal changes "0" to "1", the CAN01R bit in the IIO10IR register, the CAN11R bit in the IIO1IR register and the CAN21R bit in the IIO3IR register are set to "1" (interrupt requested). If the CAN01E in the IIO10IE register is set to "1" (interrupt enabled), the IR bit in the CAN1IC register is set to "1" (interrupt requested). If the CAN11E bit in the IIO1IE register is set to "1" (interrupt enabled), the IR bit in the CAN4IC register is set to "1" (interrupt requested). If the CAN21E bit in the IIO3IE register is set to "1" (interrupt enabled), the IR bit in the CAN7IC register is set to "1" (interrupt requested).

When the CANi error interrupt request signal changes "0" to "1", the CAN02R bit in the IIO11IR register, the CAN12R bit in the IIO5IR register and the CAN22R bit in the IIO6IR register are set to "1" (interrupt requested). If the CAN02E in the IIO11IE register is set to "1" (interrupt enabled), the IR bit in the CAN2IC register is set to "1" (interrupt requested). If the CAN12E bit in the IIO5IE register is set to "1" (interrupt enabled), the IR bit in the CAN5IC register is set to "1" (interrupt requested). If the CAN22E bit in the IIO6IE register is set to "1" (interrupt enabled), the IR bit in the CAN8IC register is set to "1" (interrupt requested).

The CANi error interrupt request signal remains set to "1" if another interrupt request causes the corresponding bit in the CiEIMKR register is set to "1" and the corresponding bit in the CiEISTR to be set to "1" after the CANi interrupt request signal changes "0" to "1". The CAN02R, CAN12R, CAN22R and IR bits also remain unchanged.

Bits in the CiSISTR or CiEISTR register and CANijR bits (i=0 to 2, j=0 to 2) in the IIO0IR to IIO1IR, IIO5IR, IIO9IR to IIO11IR, IIO2IR to IIO3IR or IIO6IR registers are not set to "0" automatically, interrupt acknowledgment notwithstanding. Set these bits to "0" by program.
The CANi receive interrupt and CANi transmit interrupt are acknowledged when the CAN00R bit in the IIO9IR register, the CAN01R bit in the IIO10IR register, the CAN10R bit in the IIO0IR register, the CAN11R bit in the IIO1IR register, the CAN20R bit in the IIO2IR register and the CAN21R bit in the IIO3IR register are set to "0". Corresponding bits in the CiSISTR register can be set to either "0" or "1".
The CANi error interrupt is acknowledged when the CAN02R bit in the IIO11IR register, the CAN12R bit in the IIO5IR register, the CAN22R bit in the IIO6IR register and corresponding bits in the CiEISTR register are set to "0".
If these bits remain set to "1", all CAN- associated interrupt request sources become invalid.



Figure 22.41 CAN Interrupts

22.5 CAN0/CAN2 Combination Mode

In CAN0/CAN2 combination mode, CAN0 and CAN2 are combined for input/ output.

Signals output from CAN0 and CAN2 are combined and provided from the CAN02OUT pin. Signal applied to the CAN02IN pin is applied to CAN0 and CAN2.

When using CAN0/CAN2 combination mode, refer to **Table 22.2 CAN Pin Settings** for pin settings.

Figure 22.42 shows a block diagram of CAN0/CAN2 combination mode.



NOTE:

1. Set the PD9 and PS3 registers immediately after the PRC2 bit in the PRCR register is set to "1"(write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set to the PRC2 bit to "1" and the instruction to set the PD9 and PS3 registers.

Figure 22.42 CAN0/CAN2 Combination Mode Block Diagram

22.5.1 Notes for CAN0/CAN2 Combination Mode

It is important to note the following information to use CAN0/CAN2 combination mode:

22.5.1.1 Transmission

Do not transmit frames with the same ID from CAN0 and CAN2.
When transmitting frames with different IDs simultaneously from CAN0 and CAN2, they are arbitrated. As a result, the frame with higher priority gains the right to transmit.

22.5.1.2 Reception

When CAN0 transmits, ACK for the transmitted frame is transmitted from CAN2 even if other nodes are not connected to the CAN bus. The same applies to CAN2 transmission.

22.5.1.3 Interrupts

CAN0 and CAN2 have different completed transmission or reception interrupts.
When CAN0 completes a transmission or reception, the IR bits in the corresponding CAN0IC to CAN2IC registers are set to "1" (interrupt requested). When CAN2 completes a transmission or reception, the IR bits in the corresponding CAN6IC to CAN8IC registers are set to "1" (interrupt requested).
Use the CAN0 wake-up interrupt when operating in CAN0/CAN2 combination mode.

22.5.1.4 Errors

The count value of the error counter and the error status may differ between CAN0 and CAN2 depending on where the error has been generated.
When using CAN0/CAN2 combination mode, an error frame longer than the length noted in the specification may be transmitted.

22.4.1.5 Configuration

Set CAN configuration to both CAN0 and CAN2. Set CAN baud rates and bit timings of both CAN 0 and CAN2 to the same values.

23. Programmable I/O Ports

87 programmable I/O ports from P0 to P10 (excluding P8$_5$) are available in the 100-pin package and 123 programmable I/O ports from P0 to P15 (excluding P8$_5$) are in the 144-pin package. The direction registers determine each port status, input or output. The pull-up control registers determine whether the ports, divided into groups of four ports, are pulled up or not. P8$_5$ is an input port and no pull-up for this port is allowed. The P8_5 bit in the P8 register indicates an $\overline{\text{NMI}}$ input level since P8$_5$ shares pins with $\overline{\text{NMI}}$.

Figures 23.1 to 23.4 show programmable I/O port configurations.

Each pin functions as the programmable I/O port or an I/O pin for internal peripheral functions.

To use pins as input or output pins for internal peripheral functions, refer to the explanations for each fuction.

The registers associated with the programmable I/O ports are as follows.

23.1 Port Pi Direction Register (PDi Register, i=0 to 15)

Figure 23.5 shows the PDi register.

The PDi register selects input or output status of a programmable I/O port. Each bit in the PDi register corresponds to a port.

No bit controlling P8$_5$ is provided in the direction registers.

23.2 Port Pi Register (Pi Register, i=0 to 15)

Figure 23.6 shows the Pi register.

The Pi register writes and reads data to communicate with external devices. The Pi register consists of a port latch to hold output data and a circuit to read pin states. Each bit in the Pi register corresponds to a port.

23.3 Function Select Register Aj (PSj Register) (j=0 to 3, 5, 8, 9)

Figures 23.7 to 23.10 show the PSj registers.

The PSj register selects either I/O port or peripheral function output if an I/O port shares pins with a peripheral function output (excluding DA0 and DA1.)

When multiple peripheral function outputs are assigned to a pin, set the PSL0 to PSL3, PSC, PSC2, PSC3 and PSD1 registers to select which function is used.

Tables 23.2 to 23.9 list peripheral function output control settings for each pin.

23.4 Function Select Register B0 to B3 (PSL0 to PSL3 Registers)

Figures 23.11 and 23.12 show the PSL0 to PSL3 registers.

When multiple peripheral function outputs are assigned to a pin, the PSL0 to PSL3 registers select which peripheral function output is used.

Refer to **23.10 Analog Input and Other Peripheral Function Input** for the PSL3_6 to PSL3_3 bits in the PSL3 register.

23.5 Function Select Register C, C2, C3 (PSC, PSC2, PSC3 Registers)

Figures 23.13 and 23.14 show the PSC, PSC2 and PSC3 registers.

When multiple peripheral function outputs are assigned to a pin, the PSC, PSC2 and PSC3 registers select which peripheral function output is used.

Refer to **23.10 Analog Input and Other Peripheral Function Input** for the PSC_7 bit in the PSC register.

23.6 Function Select Register D (PSD1 Register)

Figure 23.14 shows the PSD1 register.

When multiple peripheral function outputs are assigned to a pin, the PSD1 register selects which peripheral function output is used.

23.7 Pull-up Control Register 0 to 4 (PUR0 to PUR4 Registers)

Figures 23.15 and 23.16 show the PUR0 to PUR4 registers.

The PUR0 to PUR4 registers select whether the ports, divided into groups of four ports, are pulled up or not. Ports with bits in the PUR0 to PUR4 registers set to "1" (pull-up) and the direction registers set to "0" (input mode) are pulled up.

23.8 Port Control Register (PCR Register)

Figure 23.17 shows the PCR register.

The PCR register selects either CMOS output or N-channel open drain output as the P1 output format. If the PCR0 bit is set to "1", N-channel open drain output is selected because the P-channel in the CMOS port is turned off. This is, however, not a perfect open drain. Therefore, the absolute maximum rating of the input voltage is between -0.3V and V_{CC} + 0.3V.

23.9 Input Function Select Register (IPS and IPSA Registers)

Figures 23.17 and 23.18 show the IPS and IPSA registers.

The IPS3, IPS1 and IPS0 bits in the IPS register and the IPSA_3 and IPSA_0 bits in the IPSA register select which pin is assigned for the intelligent I/O or CAN input functions.

Refer to **23.10 Analog Input and Other Peripheral Function Input** for the IPS2 bit.

23.10 Analog Input and Other Peripheral Function Input

The PSL3_6 to PSL3_3 bits in the PSL3 register, the PSC_7 bit in the PSC register and the IPS2 bit in the IPS register each separate analog I/O ports from other peripheral functions. Setting the corresponding bit to "1" (analog I/O) to use the analog I/O port (DA0, DA1, ANEX0, ANEX1, AN_4 to AN_7 or $AN15_0$ to $AN15_7$) prevents an intermediate potential from being impressed to other peripheral functions. The impressed intermediate potential may cause increase in power consumption.

Set the corresponding bit to "0" (except analog I/O) when analog I/O is not used. All peripheral function inputs except the analog I/O port are available when the corresponding bit is set to "0". These inputs are indeterminate when the bit is set to "1". When the PSC_7 bit is set to "1", key input interrupt request remains unchanged regardless of $\overline{KI_0}$ to $\overline{KI_3}$ pin input level change.

Programmable I/O Ports



Port \ Option	(A) Hysteresis	Circuit (B) Peripheral Function Input	Circuit (C) Analog I/F
P0$_0$ to P0$_7$ P2$_0$ to P2$_7$	–	–	○
P3$_0$ to P3$_7$ P4$_0$ to P4$_7$ P5$_0$ to P5$_2$ P5$_4$	–	–	–
P5$_5$	–	○	–
P5$_6$	–	–	–
P5$_7$	–	○	–
P8$_3$, P8$_4$	○	○	–
P8$_6$	–	–	–
P8$_7$	–	○	○
P10$_0$ to P10$_3$	–	–	○
P10$_4$ to P10$_7$	○	○	○
(Note 1) P11$_4$ P14$_4$ to P14$_6$	–	–	–
(Note 1) P15$_2$ to P15$_7$	–	–	○

○: Available –: Not Available

NOTE:
1. These ports are provided in the 144-pin package only.

Figure 23.1 Programmable I/O Ports (1)

Programmable I/O Ports with the Port Control Register



Port \ Option	(A) Hysteresis	Circuit (B) Peripheral Function Input
P1$_0$ to P1$_4$	—	—
P1$_5$ to P1$_7$	○	○

○ : Available —: Not Available

Programmable I/O Ports with the Function Select Register



Ports: P7$_2$, P7$_3$, P7$_4$, P7$_5$, P8$_0$, P8$_1$

Figure 23.2 Programmable I/O Ports (2)

Programmable I/O ports with the Function Select Register



Port \ Option	(A) Hysteresis	Circuit (B) Peripheral Function Input	Circuit (C) Analog I/F	Circuit (D)
P5$_3$	—	—	—	○
P6$_0$ to P6$_7$	—	○	—	○
P7$_0$, P7$_1$ (1)	—	○	—	—
P7$_6$, P7$_7$	—	○	—	○
P8$_2$	○	○	—	○
P9$_0$ to P9$_2$	—	○	—	○
P9$_3$ to P9$_6$	—	○	○	○
P9$_7$	—	○	—	○
P11$_0$ to P11$_3$	—	○	—	○
(Note 2) P12$_0$ to P12$_7$ P13$_0$ to P13$_7$	—	—	—	○
P14$_0$ to P14$_3$	—	○	—	○
P15$_0$	—	—	○	○
P15$_1$	—	○	○	○

○ : Available —: Not Available

NOTES:
1. P7$_0$ and P7$_1$ are ports for the N-channel open drain output.
2. These ports are provided in the 144-pin package only.

Figure 23.3 Programmable I/O Ports (3)



Figure 23.4 Programmable I/O Ports (4)

Port Pi Direction Register (i=0 to 15) (2)



Symbol	Address	After Reset
PD0 to PD3	$03E2_{16}$, $03E3_{16}$, $03E6_{16}$, $03E7_{16}$	00_{16}
PD4 to PD7	$03EA_{16}$, $03EB_{16}$, $03C2_{16}$, $03C3_{16}$	00_{16}
PD8	$03C6_{16}$ (3)	$00X0\ 0000_2$
PD9 to PD10	$03C7_{16}$ (1), $03CA_{16}$	00_{16}
PD11	$03CB_{16}$ (2, 3)	$XXX0\ 0000_2$
PD12 to PD13	03CE, $03CF_{16}$ (2)	00_{16}
PD14	$03D2_{16}$ (2, 3)	$X000\ 0000_2$
PD15	$03D3_{16}$ (2)	00_{16}

Bit Symbol	Bit Name	Function	RW
PDi_0	Port Pi_0 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_1	Port Pi_1 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_2	Port Pi_2 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_3	Port Pi_3 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_4	Port Pi_4 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_5	Port Pi_5 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_6	Port Pi_6 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW
PDi_7	Port Pi_7 Direction Bit	0: Input mode (Functions as input port) 1: Output mode (Functions as output port)	RW

NOTES:
1. Set the PD9 register immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PD9 register.
2. Set the PD11 to PD15 registers to "FF_{16}" in the 100-pin package.
3. Nothing is assigned in the PD8_5 bit in the PD8 register, the PD11_7 to PD11_5 bits in the PD11 register (144-pin package only) and the P14_7 bit in the PD14 register (144-pin package only). If write, set these bits to "0". When read, their contents are indeterminate.

Figure 23.5 PD0 to PD15 Registers

Port Pi Register (i=0 to 15)(1)



Symbol	Address	After Reset
P0 to P5	03E0$_{16}$, 03E1$_{16}$, 03E4$_{16}$, 03E5$_{16}$, 03E8$_{16}$, 03E9$_{16}$	Indeterminate
P6 to P10	03C0$_{16}$, 03C1$_{16}$(2), 03C4$_{16}$(3), 03C5$_{16}$, 03C8$_{16}$	Indeterminate
P11 to P15	03C9$_{16}$(4), 03CC$_{16}$, 03CD$_{16}$, 03D0$_{16}$(4), 03D1$_{16}$	Indeterminate

Bit Symbol	Bit Name	Function	RW
Pi_0	Port Pi$_0$ Bit	Pin levels can be read by reading bits corresponding to programmable ports in input mode. Pin levels can be controlled by writing to bits corresponding to programmable ports in output mode. 0: "L" level 1: "H" level	RW
Pi_1	Port Pi$_1$ Bit		RW
Pi_2	Port Pi$_2$ Bit		RW
Pi_3	Port Pi$_3$ Bit		RW
Pi_4	Port Pi$_4$ Bit		RW
Pi_5	Port Pi$_5$ Bit		RW
Pi_6	Port Pi$_6$ Bit		RW
Pi_7	Port Pi$_7$ Bit		RW

NOTES:
1. The P11 to P15 registers are provided in the 144-pin package only.
2. P7$_0$ and P7$_1$ are ports for the N-channel open drain output. The pins go into high-impedance states when P7$_0$ and P7$_1$ output "H" signal.
3. The P8_5 bit is for read only.
4. Nothing is assigned in the P11_7 to P11_5 bits in the P11 register and the P14_7 bit in the P14 register. If write, set these bits to "0". When read, their contents are indeterminate.

Figure 23.6 P0 to P15 Registers

Function Select Register A0



Symbol	Address	After Reset
PS0	$03B0_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PS0_0	Port $P6_0$ Output Function Select Bit	0: I/O port 1: Selected by the PSL0_0 bit	RW
PS0_1	Port $P6_1$ Output Function Select Bit	0: I/O port 1: CLK0 output	RW
PS0_2	Port $P6_2$ Output Function Select Bit	0: I/O port 1: Selected by the PSL0_2 bit	RW
PS0_3	Port $P6_3$ Output Function Select Bit	0: I/O port 1: TxD0/SDA0 output	RW
PS0_4	Port $P6_4$ Output Function Select Bit	0: I/O port 1: Selected by the PSL0_4 bit	RW
PS0_5	Port $P6_5$ Output Function Select Bit	0: I/O port 1: CLK1 output	RW
PS0_6	Port $P6_6$ Output Function Select Bit	0: I/O port 1: Selected by the PSL0_6 bit	RW
PS0_7	Port $P6_7$ Output Function Select Bit	0: I/O port 1: TxD1/SDA1 output	RW

Function Select Register A1



Symbol	Address	After Reset
PS1	$03B1_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PS1_0	Port $P7_0$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_0 bit	RW
PS1_1	Port $P7_1$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_1 bit	RW
PS1_2	Port $P7_2$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_2 bit	RW
PS1_3	Port $P7_3$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_3 bit	RW
PS1_4	Port $P7_4$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_4 bit	RW
PS1_5	Port $P7_5$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_5 bit	RW
PS1_6	Port $P7_6$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_6 bit	RW
PS1_7	Port $P7_7$ Output Function Select Bit	0: I/O port 1: Selected by the PSL1_7 bit	RW

Figure 23.7 PS0 Register and PS1 Register

Function Select Register A2

b7	b6	b5	b4	b3	b2	b1	b0
0	0	X	0	0			

Symbol	Address	After Reset
PS2	$03B4_{16}$	$00X0\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PS2_0	Port $P8_0$ Output Function Select Bit	0: I/O port 1: Selected by the PSL2_0 bit	RW
PS2_1	Port $P8_1$ Output Function Select Bit	0: I/O port 1: Selected by the PSL2_1 bit	RW
PS2_2	Port $P8_2$ Output Function Select Bit	0: I/O port 1: Selected by the PSL2_2 bit	RW
____ (b4 - b3)	Reserved Bit	Set to "0"	RW
____ (b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
____ (b7 - b6)	Reserved Bit	Set to "0"	RW

Function Select Register A3(1)

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
PS3	$03B5_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PS3_0	Port $P9_0$ Output Function Select Bit	0: I/O port 1: CLK3 output	RW
PS3_1	Port $P9_1$ Output Function Select Bit	0: I/O port 1: Selected by the PSL3_1 bit	RW
PS3_2	Port $P9_2$ Output Function Select Bit	0: I/O port 1: Selected by the PSL3_2 bit	RW
PS3_3	Port $P9_3$ Output Function Select Bit	0: I/O port 1: $\overline{RTS3}$	RW
PS3_4	Port $P9_4$ Output Function Select Bit	0: I/O port 1: $\overline{RTS4}$	RW
PS3_5	Port $P9_5$ Output Function Select Bit	0: I/O port 1: CLK4 output	RW
PS3_6	Port $P9_6$ Output Function Select Bit	0: I/O port 1: Selected by the PSC3_6 bit	RW
PS3_7	Port $P9_7$ Output Function Select Bit	0: I/O port 1: Selected by the PSL3_7 bit	RW

NOTE:
1. Set the PS3 register immediately after the PRC2 bit in the PRCR register is set to "1" (write enabled). Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the instruction to set the PS3 register.

Figure 23.8 PS2 Register and PS3 Register

Function Select Register A5(1)



Symbol	Address	After Reset
PS5	$03B9_{16}$	$XXX0\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PS5_0	Port $P11_0$ Output Function Select Bit	0: I/O port 1: $OUTC1_0$/ ISTxD1/$BE1_{OUT}$	RW
PS5_1	Port $P11_1$ Output Function Select Bit	0: I/O port 1: $OUTC1_1$/ ISCLK1 output	RW
PS5_2	Port $P11_2$ Output Function Select Bit	0: I/O port 1: $OUTC1_2$	RW
PS5_3	Port $P11_3$ Output Function Select Bit	0: I/O port 1: $OUTC1_3$	RW
——— (b4)	Reserved Bit	Set to "0"	RW
——— (b7 - b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTE:
1. The PS5 register is provided in the 144-pin package only.

Function Select Register A8(1)



Symbol	Address	After Reset
PS8	$03A0_{16}$	$X000\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PS8_0	Port $P14_0$ output function select bit	0: I/O port 1: $OUTC1_4$	RW
PS8_1	Port $P14_1$ output function select bit	0: I/O port 1: $OUTC1_5$	RW
PS8_2	Port $P14_2$ output function select bit	0: I/O port 1: $OUTC1_6$	RW
PS8_3	Port $P14_3$ output function select bit	0: I/O port 1: $OUTC1_7$	RW
——— (b6 - b4)	Reserved bit	Set to "0"	RW
——— (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTE:
1. The PS8 register is provided in the 144-pin package only.

Figure 23.9 PS5 Register and PS8 Register

Function Select Register A9(1)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0		

Symbol	Address	After Reset
PS9	$03A1_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PS9_0	Port $P15_0$ Output Function Select Bit	0: I/O port 1: ISTxD0	RW
PS9_1	Port $P15_1$ Output Function Select Bit	0: I/O port 1: ISCLK0 output	RW
—— (b7 - b2)	Reserved Bit	Set to "0"	RW

NOTE:
1. The PS9 register is provided in the 144-pin package only.

Figure 23.10 PS9 Register

Function Select Register B0

b7	b6	b5	b4	b3	b2	b1	b0
0		0		0		0	

Symbol	Address	After Reset
PSL0	03B2₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
PSL0_0	Port P6₀ Output Peripheral Function Select Bit	0: $\overline{\text{RTS0}}$ 1: CAN2OUT	RW
____ (b1)	Reserved Bit	Set to "0"	RW
PSL0_2	Port P6₂ Output Peripheral Function Select Bit	0: SCL0 output 1: STxD0	RW
____ (b3)	Reserved Bit	Set to "0"	RW
PSL0_4	Port P6₄ Output Peripheral Function Select Bit	0: $\overline{\text{RTS1}}$ 1: Do not set to this value	RW
____ (b5)	Reserved Bit	Set to "0"	RW
PSL0_6	Port P6₆ Output Peripheral Function Select Bit	0: SCL1 output 1: STxD1	RW
____ (b7)	Reserved Bit	Set to "0"	RW

Function Select Register B1

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
PSL1	03B3₁₆	00₁₆

Bit Symbol	Bit Name	Function	RW
PSL1_0	Port P7₀ Output Peripheral Function Select Bit	0: Selected by the PSC_0 bit 1: TA0OUT output(1)	RW
PSL1_1	Port P7₁ Output Peripheral Function Select Bit	0: Selected by the PSC_1 bit 1: STxD2(1)	RW
PSL1_2	Port P7₂ Output Peripheral Function Select Bit	0: Selected by the PSC_2 bit 1: TA1OUT output(1)	RW
PSL1_3	Port P7₃ Output Peripheral Function Select Bit	0: Selected by the PSC_3 bit 1: $\overline{\text{V}}$(1)	RW
PSL1_4	Port P7₄ Output Peripheral Function Select Bit	0: Selected by the PSC_4 bit 1: W(1)	RW
PSL1_5	Port P7₅ Output Peripheral Function Select Bit	0: $\overline{\text{W}}$ 1: OUTC1₂	RW
PSL1_6	Port P7₆ Output Peripheral Function Select Bit	0: Selected by the PSC_6 bit 1: TA3OUT output(1)	RW
PSL1_7	Port P7₇ Output Peripheral Function Select Bit	0: ISCLK0 output 1: OUTC1₄	RW

NOTE:
1. When setting the PSL1_i (i = 0 to 4, 6) bit to "1", set the corresponding PSC_i bit in the PSC register to "0".

Figure 23.11 PSL0 Register and PSL1 Register

Function Select Register B2

b7	b6	b5	b4	b3	b2	b1	b0
0	0	X	0	0			

Symbol	Address	After Reset
PSL2	$03B6_{16}$	$00X0\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PSL2_0	Port $P8_0$ Output Peripheral Function Select Bit	0: $TA4_{OUT}$ output 1: U	RW
PSL2_1	Port $P8_1$ Output Peripheral Function Select Bit	0: $\overline{U}$ 1: Selected by the PSC2_1 bit	RW
PSL2_2	Port $P8_2$ Output Peripheral Function Select Bit	0: Do not set to this value 1: Selected by the PSC2_2 bit	RW
____ (b4 - b3)	Reserved Bit	Set to "0"	RW
____ (b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
____ (b7 - b6)	Reserved Bit	Set to "0"	RW

Function Select Register B3

b7	b6	b5	b4	b3	b2	b1	b0
							0

Symbol	Address	After Reset
PSL3	$03B7_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
____ (b0)	Reserved Bit	Set to "0"	RW
PSL3_1	Port $P9_1$ Output Peripheral Function Select Bit	0: SCL3 output 1: STxD3	RW
PSL3_2	Port $P9_2$ Output Peripheral Function Select Bit	0: TxD3/SDA3 output 1: Do not set to this value	RW
PSL3_3	Port $P9_3$ Output Peripheral Function Select Bit	0: Except DA0 1: DA0(1)	RW
PSL3_4	Port $P9_4$ Output Peripheral Function Select Bit	0: Except DA1 1: DA1(1)	RW
PSL3_5	Port $P9_5$ Output Peripheral Function Select Bit	0: Except ANEX0 1: ANEX0(1)	RW
PSL3_6	Port $P9_6$ Output Peripheral Function Select Bit	0: Except ANEX1 1: ANEX1(1)	RW
PSL3_7	Port $P9_7$ Output Peripheral Function Select Bit	0: SCL4 output 1: STxD4	RW

NOTE:
1. Although DA0, DA1, ANEX0 and ANEX1 can be used when this bit is set to "0", power consumption may increase.

Figure 23.12 PSL2 Register and PSL3 Register

Function Select Register C



Symbol	Address	After Reset
PSC	$03AF_{16}$	$00X0\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PSC_0	Port $P7_0$ Output Peripheral Function Select Bit	0: TxD2/SDA2 output 1: Selected by the PSD1_0 bit	RW
PSC_1	Port $P7_1$ Output Peripheral Function Select Bit	0: SCL2 output 1: Selected by the PSD1_1 bit	RW
PSC_2	Port $P7_2$ Output Peripheral Function Select Bit	0: CLK2 output 1: V	RW
PSC_3	Port $P7_3$ Output Peripheral Function Select Bit	0: $\overline{RTS2}$ 1: $OUTC1_0$/ISTxD1/$BE1_{OUT}$	RW
PSC_4	Port $P7_4$ Output Peripheral Function Select Bit	0: $TA2_{OUT}$ output 1: $OUTC1_1$/ISCLK1	RW
____ (b5)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
PSC_6	Port $P7_6$ Output Peripheral Function Select Bit	0: Selected by the PSD1_6 bit 1: $CAN0_{OUT}$	RW
PSC_7	Key Input Interrupt Disabled Select Bit	0: $P10_4$ to $P10_7$ or $\overline{KI0}$ to $\overline{KI3}$ 1: AN_4 to AN_7(1)	RW

NOTE:
1. Set the ILVL2 to ILVL0 bits in the the KUPIC register to "000_2" (interrupt disabled) when changing the PSC_7 bit setting.
Although AN_4 to AN_7 can be used when this bit is set to "0", power consumption may increase.

Function Select Register C2



Symbol	Address	After Reset
PSC2	$03AC_{16}$	$XXXX\ X00X_2$

Bit Symbol	Bit Name	Function	RW
____ (b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—
PSC2_1	Port $P8_1$ Output Peripheral Function Select Bit	0: Do not set to this value 1: $OUTC1_5$	RW
PSC2_2	Port $P8_2$ Output Peripheral Function Select Bit	0: $CAN0_{OUT}$ 1: $CAN1_{OUT}$	RW
____ (b7 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

Figure 23.13 PSC Register and PSC2 Register

Function Select Register C3



Symbol	Address	After Reset
PSC3	$03AD_{16}$	$X0XX\ XXXX_2$

Bit Symbol	Bit Name	Function	RW
____ (b5 - b0)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		__
PSC3_6	Port $P9_6$ Output Peripheral Function Select Bit	0: TxD4/SDA4 output 1: $CAN1_{OUT}$	RW
____ (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		__

Function Select Register D1



Symbol	Address	After Reset
PSD1	$03A7_{16}$	$X0XX\ XX00_2$

Bit Symbol	Bit Name	Function	RW
PSD1_0	Port $P7_0$ Output Peripheral Function Select Bit	0: Do not set to this value 1: $OUTC1_6$	RW
PSD1_1	Port $P7_1$ Output Peripheral Function Select Bit	0: Do not set to this value 1: $OUTC1_7$	RW
____ (b5 - b2)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		__
PSD1_6	Port $P7_6$ Output Peripheral Function Select Bit	0: ISTxD0 1: $OUTC1_3$	RW
____ (b7)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		__

Figure 23.14 PSC3 Register and PSD1 Register

Pull-Up Control Register 0(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
PUR0	03F0$_{16}$	00$_{16}$

Bit Symbol	Bit Name	Function	RW
PU00	P0$_0$ to P0$_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU01	P0$_4$ to P0$_7$ Pull-Up		RW
PU02	P1$_0$ to P1$_3$ Pull-Up		RW
PU03	P1$_4$ to P1$_7$ Pull-Up		RW
PU04	P2$_0$ to P2$_3$ Pull-Up		RW
PU05	P2$_4$ to P2$_7$ Pull-Up		RW
PU06	P3$_0$ to P3$_3$ Pull-Up		RW
PU07	P3$_4$ to P3$_7$ Pull-Up		RW

Pull-Up Control Register 1(1)

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
PUR1	03F1$_{16}$	XXXX 0000$_2$

Bit Symbol	Bit Name	Function	RW
PU10	P4$_0$ to P4$_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU11	P4$_4$ to P4$_7$ Pull-Up		RW
PU12	P5$_0$ to P5$_3$ Pull-Up		RW
PU13	P5$_4$ to P5$_7$ Pull-Up		RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		___

Pull-Up Control Register 2

b7 b6 b5 b4 b3 b2 b1 b0

Symbol	Address	After Reset
PUR2	03DA$_{16}$	00$_{16}$

Bit Symbol	Bit Name	Function	RW
PU20	P6$_0$ to P6$_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU21	P6$_4$ to P6$_7$ Pull-Up		RW
PU22	P7$_2$ to P7$_3$ Pull-Up(1)		RW
PU23	P7$_4$ to P7$_7$ Pull-Up		RW
PU24	P8$_0$ to P8$_3$ Pull-Up		RW
PU25	P8$_4$ to P8$_7$ Pull-Up(2)		RW
PU26	P9$_0$ to P9$_3$ Pull-Up		RW
PU27	P9$_4$ to P9$_7$ Pull-Up		RW

NOTES:
1. P7$_0$ and P7$_1$ cannot be pulled up.
2. P8$_5$ cannot be pulled up.

Figure 23.15 PUR0 Register, PUR1 Register and PUR2 Register

Pull-Up Control Register 3

<144-Pin Package>

b7	b6	b5	b4	b3	b2	b1	b0

Symbol	Address	After Reset
PUR3	$03DB_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PU30	$P10_0$ to $P10_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU31	$P10_4$ to $P10_7$ Pull-Up		RW
PU32	$P11_0$ to $P11_3$ Pull-Up		RW
PU33	$P11_4$ Pull-Up		RW
PU34	$P12_0$ to $P12_3$ Pull-Up		RW
PU35	$P12_4$ to $P12_7$ Pull-Up		RW
PU36	$P13_0$ to $P13_3$ Pull-Up		RW
PU37	$P13_4$ to $P13_7$ Pull-Up		RW

Pull-Up Control Register 3

<100-Pin Package>

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0		

Symbol	Address	After Reset
PUR3	$03DB_{16}$	00_{16}

Bit Symbol	Bit Name	Function	RW
PU30	$P10_0$ to $P10_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU31	$P10_4$ to $P10_7$ Pull-Up		RW
____ (b7 - b2)	Reserved Bit	Set to "0"	RW

Pull-Up Control Register 4(1)

b7	b6	b5	b4	b3	b2	b1	b0
X	X	X	X				

Symbol	Address	After Reset
PUR4	$03DC_{16}$	$XXXX\ 0000_2$

Bit Symbol	Bit Name	Function	RW
PU40	$P14_0$ to $P14_3$ Pull-Up	Pull-up setting for corresponding port 0: Not pulled up 1: Pulled up	RW
PU41	$P14_4$ to $P14_6$ Pull-Up		RW
PU42	$P15_0$ to $P15_3$ Pull-Up		RW
PU43	$P15_4$ to $P15_7$ Pull-Up		RW
____ (b7 - b4)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		___

NOTE:
1. Set the PUR4 register to "00_{16}" in the 100-pin package.

Figure 23.16 PUR3 Register and PUR4 Register

Port Control Register



Symbol	Address	After Reset
PCR	03FF16	XXXX XXX02

Bit Symbol	Bit Name	Function	RW
PCR0	Port P1 Control Bit(1)	0 : CMOS output 1 : N-channel open drain output(2)	RW
——— (b2 - b1)	Reserved Bit	Set to "0"	RW
——— (b7 - b3)	Nothing is assigned. When write, set to "0". When read, its content is indeterminate.		—

NOTES:
1. When using port P1 as I/O ports, CMOS port or N-channel open drain output port can be selected.
2. This function is designed not to make port P1 a full open drain but to turn off the P channel in the CMOS port.
   Absolute maximum rating of the input voltage is between -0.3V and VCC + 0.3V.

Input Function Select Register



Symbol	Address	After Reset
IPS	017816	0016

Bit Symbol	Bit Name	Function	RW
IPS0	Communication Unit 0 Input Pin Select Bit 0	Assigns each function of ISCLK0 and ISRxD0 to the following ports. 0: P77, P80 1: P151, P152	RW
IPS1	Communication Unit 1 Input Pin Select Bit 1	Assigns each function of INPC10, INPC11/ISCLK1, INPC12/ISRxD1/BE1IN, INPC13, INPC14, INPC15, INPC16 and INPC17 to the following ports. 0: P73, P74, P75, P76, P77, P81, P70, P71 1: P110, P111, P112, P113, P140, P141, P142, P143	RW
IPS2	Port P15 Input Peripheral Function Select Bit	0: Except AN15(1) 1: AN15	RW
IPS3	CAN0IN Function Pin Select Bit	0: P77 1: P83	RW
——— (b7 - b4)	Reserved Bit	Set to "0"	RW

NOTE:
1. Although AN150 to AN157 can be used when the IPS2 bit is set to "0", power consumption may increase.

Figure 23.17 PCR Register and IPS Register

Input Function Select Register A

b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0		0	0	

Symbol	Address	After Reset
IPSA	0179_{16}	00_{16}

Bit Symbol	Bit Name	Function	RW
IPSA_0	Intelligent I/O Two-Phase Pulse Input Pin and Base Timer Reset Pin Switch Bit	0: $P8_0$, $P8_1$ used as two-phase pulse input pin, $\overline{INT1}$ as base timer reset 1: $P7_6$, $P7_7$ used as two-phase pulse input pin, $\overline{INT0}$ as base timer reset	RW
——— (b2 - b1)	Reserved Bit	Set to "0"	RW
IPSA_3	$CAN1_{IN}$ Function Pin Select Bit	0: $P9_5$ 1: $P8_3$	RW
——— (b7 - b4)	Reserved Bit	Set to "0"	RW
IPSA_7	CAN0/CAN2 Combination Select Bit	0: Use CAN0,CAN2 separately 1: Use CAN0/CAN2 combination (32 slots)	RW

Figure 23.18 IPSA Register

Table 23.1 Unassigned Pin Settings in Single-Chip Mode

Pin Name	Setting
P0 to P15 (excluding $P8_5$)(1,2,3.4,6)	Enter input mode and connect each pin to V_{SS} via a resistor (pull-down); or enter output mode and leave the pins open
X_{OUT}(5)	Leave pin open
$\overline{NMI}$($P8_5$)	Connect pin to V_{CC} via a resistor (pull-up)
AV_{CC}	Connect pin to V_{CC}
AV_{SS}, V_{REF}, BYTE	Connect pins to V_{SS}

NOTES:

1. Ports P11 to P15 are provided in the 144-pin package only.
2. If the port enters output mode and is left open, it is in input mode before output mode is entered by program after reset. While the port is in input mode, voltage level on the pins is indeterminate and power consumption may increase.
   Direction register settings may be changed by noise or failure caused by noise. Configure direction register settings regulary to increase the reliability of the program.
3. Use the shortest possible wiring to connect the microcomputer pins to unassigned pins (within 2 cm).
4. Ports $P7_0$ and $P7_1$ must output low-level ("L") signals if they are in output mode. They are ports for the N-channel open drain output.
5. When the external clock is applied to the X_{IN} pin, set the pin as written above.
6. In the 100-pin package, set "FF_{16}" in the following addresses, in addition to the above settings:
   Addresses $0003CB_{16}$, $0003CE_{16}$, $0003CF_{16}$, $0003D2_{16}$, $0003D3_{16}$



Figure 23.19 Unassigned Pin Handling

Table 23.2 Port P6 Peripheral Function Output Control

	PS0 Register	PSL0 Register
Bit 0	0: P60/CTS0/SS0 1: Selected by the PSL0 register	0: RTS0 1: CAN2OUT
Bit 1	0: P61/CLK0(input)/CAN2IN/CAN2WU 1: CLK0(output)	Set to "0"
Bit 2	0: P62/RxD0/SCL0(input) 1: Selected by the PSL0 register	0: SCL0(output) 1: STxD0
Bit 3	0: P63/SRxD0/SDA0(input) 1: TxD0/SDA0 (output)	Set to "0"
Bit 4	0: P64/CTS1/SS1 1: Selected by the PSL0 register	0: RTS1 1: Do not set this value
Bit 5	0: P65/CLK1(input) 1: CLK1(output)	Set to "0"
Bit 6	0: P66/RxD1/SCL1(input) 1: Selected by the PSL0 register	0: SCL1(output) 1: STxD1
Bit 7	0: P67/SRxD1/SDA1(input) 1: TxD1/SDA1(output)	Set to "0"

Table 23.3 Port P7 Peripheral Function Output Control

	PS1 Register	PSL1 Register	PSC Register(1)	PSD1 Register
Bit 0	0: P70/TA0OUT(input)/SRxD2 INPC16/SDA2 (input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA0OUT(output)	0: TxD2/SDA2(output) 1: Selected by the PSD1 register	0: Do not set to this value 1: OUTC16
Bit 1	0: P71/TB5IN/TA0IN/RxD2/ INPC17/SCL2 (input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: STxD2	0: SCL2(output) 1: Selected by the PSD1 register	0: Do not set to this value 1: OUTC17
Bit 2	0: P72/TA1OUT(input)/ CLK2(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA1OUT(output)	0: CLK2(output) 1: V	Set to "0"
Bit 3	0: P73/TA1IN/CTS2/SS2/ INPC10 1: Selected by the PSL1 register	0: Selected by the PSC register 1: V	0: RTS2 1: OUTC10/ISTxD1/BE1OUT	Set to "0"
Bit 4	0: P74/INPC11/ISCLK1(input)/ TA2OUT(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: W	0: TA2OUT(output) 1: OUTC11/ISCLK1(output)	Set to "0"
Bit 5	0: P75/TA2IN/INPC12/ ISRxD1/BE1IN 1: Selected by the PSL1 register	0: W 1: OUTC12	Set to "0"	Set to "0"
Bit 6	0: P76/INPC13/TA3OUT(input) 1: Selected by the PSL1 register	0: Selected by the PSC register 1: TA3OUT(output)	0: Selected by the PSD1 register 1: CAN0OUT	0: ISTxD0 1: OUTC13
Bit 7	0: P77/TA3IN/CAN0IN/ ISCLK0(input)/INPC14 1: Selected by the PSL1 register	0: ISCLK0(output) 1: OUTC14	0: P104 to P107 or KI0 to KI3 1: AN4 to AN7 (No relation to P77)	Set to "0"

NOTE:

1. When setting the PSL1_i bit (i=0 to 4, 6) to "1", set the corresponding PSC_i bit to "0".

Table 23.4 Port P8 Peripheral Function Output Control

	PS2 Register	PSL2 Register	PSC2 Register
Bit 0	0: P8$_0$/ISRxD0/TA4$_{OUT}$(input) 1: Selected by the PSL2 register	0: TA4$_{OUT}$(output) 1: U	Set to "0"
Bit 1	0: P8$_1$/TA4$_{IN}$/INPC1$_5$ 1: Selected by the PSL2 register	0: $\overline{U}$ 1: Selected by the PSC2 register	0: Do not set to this value 1: OUTC1$_5$
Bit 2	0: P8$_2$/$\overline{INT0}$ 1: Selected by the PSL2 register	0: Do not set to this value 1: Selected by the PSC2 register	0: CAN0$_{OUT}$ 1: CAN1$_{OUT}$
Bit 3 to 7	Set to "00000$_2$"		

Table 23.5 Port P9 Peripheral Function Output Control

	PS3 Register	PSL3 Register	PSC3 Register
Bit 0	0: P9$_0$/TB0$_{IN}$/CLK3(input) 1: CLK3(output)	Set to "0"	Set to "0"
Bit 1	0: P9$_1$/TB1$_{IN}$/RxD3/SCL3(input) 1: Selected by the PSL3 register	0: SCL3(output) 1: STxD3	Set to "0"
Bit 2	0: P9$_2$/TB2$_{IN}$/SRxD3/SDA3(input) 1: Selected by the PSL3 register	0: TxD3/SDA3(output) 1: Do not set to this value	Set to "0"
Bit 3	0: P9$_3$/TB3$_{IN}$/$\overline{CTS3}$/$\overline{SS3}$/DA0(output) 1: $\overline{RTS3}$	0: Except DA0 1: DA0	Set to "0"
Bit 4	0: P9$_4$/TB4$_{IN}$/$\overline{CTS4}$/$\overline{SS4}$/DA1(output) 1: $\overline{RTS4}$	0: Except DA1 1: DA1	Set to "0"
Bit 5	0: P9$_5$/ANEX0/CLK4(input)/CAN1$_{IN}$/$\overline{CAN1WU}$ 1: CLK4(output)	0: Except ANEX0 1: ANEX0	Set to "0"
Bit 6	0: P9$_6$/SRxD4/ANEX1/SDA4(input) 1: Selected by the PSC3 register	0: Except ANEX1 1: ANEX1	0: TxD4/SDA4 1: CAN1$_{OUT}$
Bit 7	0: P9$_7$/RxD$_4$/$\overline{ADTRG}$/SCL4(input) 1: Selected by the PSL3 register	0: SCL4(output) 1: STxD4	Set to "0"

Table 23.6 Port P10 Peripheral Function Output Control

	PSC Register
Bit 7	0: P10$_4$ to P10$_7$ or $\overline{KI0}$ to $\overline{KI3}$ 1: AN$_4$ to AN$_7$

Table 23.7 Port P11 Peripheral Function Output Control

	PS5 Register
Bit 0	0: $P11_0$/$INPC1_0$ 1: $OUTC1_0$/ISTxD1/BE1OUT
Bit 1	0: $P11_1$/$INPC1_1$/ISCLK1(input) 1: $OUTC1_1$/ISCLK1(output)
Bit 2	0: $P11_2$/$INPC1_2$/ISRxD1/$BE1_{IN}$ 1: $OUTC1_2$
Bit 3	0: $P11_3$/$INPC1_3$ 1: $OUTC1_3$
Bit 4 to 7	Set to "0000_2"

Table 23.8 Port P14 Peripheral Function Output Control

	PS8 Register
Bit 0	0: $P14_0$/$INPC1_4$ 1: $OUTC1_4$
Bit 1	0: $P14_1$/$INPC1_5$ 1: $OUTC1_5$
Bit 2	0: $P14_2$/$INPC1_6$ 1: $OUTC1_6$
Bit 3	0: $P14_3$/$INPC1_7$ 1: $OUTC1_7$
Bit 4 to 7	Set to "0000_2"

Table 23.9 Port P15 Peripheral Function Output Control

	PS9 Register
Bit 0	0: $P15_0$/$AN15_0$ 1: ISTxD0
Bit 1	0: $P15_1$/$AN15_1$/ISCLK0(input) 1: ISCLK0(output)
Bit 2 to 7	Set to "000000_2"

24. Flash Memory Version

Aside from the built-in flash memory, the flash memory version microcomputer has the same functions as the masked ROM version.

In the flash memory version, rewrite operation to the flash memory can be performed in three modes: CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

Table 24.1 lists specifications of the flash memory version. See **Tables 1.1 and 1.2** for the items not listed in Table 24.1.

Table 24.1 Flash Memory Version Specifications

Item		Specification
Flash Memory Operating Mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)
Erase Block	User ROM Area	See Figure 24.1
	Boot ROM Area	1 block (4 Kbytes)(1)
Program Method		Per word (16 bytes), per byte (8 bits)(2)
Erase Method		All block erase, erase per block
Program and Erase Control Method		Software commands control programming and erasing on the flash memory
Protect Method		The lock bit protects each block in the flash memory
Number of Commands		8 commands
Program and Erase Endurance		100 times(3)
Data Retention		10 years
ROM Code Protection		Standard serial I/O mode and parallel I/O mode supported

NOTES:

1. The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. This space can be rewritten in parallel I/O mode only.
2. Programming per byte is available in parallel I/O mode only.
3. Program and erase endurance refers to the number of times a block erase can be performed. Every block erase performed after writing data of one word or more counts as one program and erase operation.

Table 24.2 Flash Memory Rewrite Mode Overview

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	Software command execution by CPU rewrites the user ROM area. EW mode 0: Rewritable in areas other than flash memory EW mode 1: Rewritable in flash memory	A dedicated serial programmer rewrites the user ROM area. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2: UART Standard serial I/O mode 3: CAN	A dedicated parallel programmer rewrites the boot ROM area and user ROM area.
Rewritable Space	User ROM area	User ROM area	User ROM area Boot ROM area
Operating Mode	Single-chip mode Memory expansion mode (EW mode 0) Boot mode (EW mode 0)	Boot mode	Parallel I/O mode
Programmer	None	Serial programmer	Parallel programmer

24.1 Memory Map

The flash memory includes the user ROM area and the boot ROM area. The user ROM area has space to store the microcomputer operating programs in single-chip mode and a separate 4-kbyte space as the block A. Figure 24.1 shows a block diagram of the flash memory.

The user ROM area is divided into several blocks, each of which can be protected (locked) from program or erase. The user ROM area can be rewritten in CPU rewrite mode, standard serial I/O mode and parallel I/O mode.

The boot ROM area is located at the same addresses as the user ROM area. It can only be rewritten in parallel I/O mode. A program in the boot ROM area is executed after a hardware reset occurs while a high-level ("H") signal is applied to the CNVSS and P50 pins and a low-level ("L") signal is applied to the P55 pin. A program in the user ROM area is executed after a hardware reset occurs while an "L" signal is applied to the CNVSS pin. Consequently, the boot ROM area cannot be read.



NOTES:
1. The boot ROM area can be rewritten in parallel I/O mode only.
2. When specifying a block, use an even address in the block to be specified.
3. Shown here is a flash memory block diagram in single-chip mode.
4. The block A cannot be erased by the all erase unlocked block command. Use the block erase command to erase.

Figure 24.1 Flash Memory Block Diagram

24.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset is performed while a high-level ("H") signal is applied to the CNV_{SS} and $P5_0$ pins and a low-level ("L") signal is applied to the $P5_5$ pin. A program in the boot ROM area is executed.

In boot mode, the FMR05 bit in the FMR0 register selects access to either the boot ROM area or the user ROM area.

In the factory setting, the rewrite control program for standard serial I/O mode is stored into the boot ROM area.

The boot ROM area can be rewritten in parallel I/O mode only. If any rewrite control program using erase-write mode 0 (EW mode 0) is written in the boot ROM area, the flash memory can be rewritten according to the system implemented.

24.2 Functions to Prevent Rewriting of Flash Memory

The flash memory has the ROM code protect function for parallel I/O mode and the ID code verify function for standard I/O mode to prevent the flash memory from reading or rewriting.

24.2.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from reading and rewriting in parallel I/O mode.

Figure 24.2 shows the ROMCP register. The ROMCP register is located in the user ROM area.

The ROM code protect function is enabled when the ROMCP1 bit is set to "00_2", "01_2" or "10_2".

24.2.2 ID Code Verify Function

Use the ID code verify function in standard serial I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are "$FFFFFFFF_{16}$", ID codes are not compared, allowing all commands to be accepted.

The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses $0FFFFDF_{16}$, $0FFFFE3_{16}$, $0FFFFEB_{16}$, $0FFFFEF_{16}$, $0FFFFF3_{16}$, $0FFFFF7_{16}$ and $0FFFFFB_{16}$. The flash memory must have a program with the ID codes set in these addresses.

ROM Code Protect Control Address(5)

b7	b6	b5	b4	b3	b2	b1	b0
		1	1	1	1	1	1

Symbol	Address	Factory Setting
ROMCP	FFFFFF16	FF16(4)

Bit Symbol	Bit Name	Function	RW
—— (b5 - b0)	Reserved Bit	Set to "1"	RW
ROMCP1	ROM Code Protect Level 1 Set Bit(1, 2, 3)	b7 b6 0 0: ROM code protection active 0 1: ROM code protection active 1 0: ROM code protection active 1 1: ROM code protection inactive	RW

NOTES:
1. When the ROM code protection is active by the ROMCP1 bit setting, the flash memory is protected against reading or rewriting in parallel I/O mode.
2. Set the bit 5 to bit 0 to "111111$_2$" when the ROMCP1 bit is set to a value other than "11$_2$". If the bit 5 to bit 0 are set to values other than "111111$_2$", the ROM code protection may not become active by setting the ROMCP1 bit to a value other than "11$_2$".
3. To make the ROM code protection inactive, erase a block including the ROMCP address in standard serial I/O mode or CPU rewrite mode.
4. The ROMCP address is set to "FF$_{16}$" when a block, including the ROMCP address, is erased.
5. When a value of the ROMCP address is "00$_{16}$" or "FF$_{16}$", the ROM code protect function is disabled.

Figure 24.2 ROMCP Address

Address		
FFFFDF16 to FFFFDC16	ID1	Undefined Instruction Vector
FFFFE316 to FFFFE016	ID2	Overflow Vector
FFFFE716 to FFFFE416		BRK Instruction Vector
FFFFEB16 to FFFFE816	ID3	Address Match Vector
FFFFEF16 to FFFFEC16	ID4	Single-Step Vector
FFFFF316 to FFFFF016	ID5	Watchdog Timer Vector
FFFFF716 to FFFFF416	ID6	$\overline{\text{DBC}}$ Vector
FFFFFB16 to FFFFF816	ID7	$\overline{\text{NMI}}$ Vector
FFFFFF16 to FFFFFC16	ROMCP	Reset Vector

4 bytes

Figure 24.3 Address for ID Code Stored

24.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with the microcomputer mounted on a board without using a parallel or serial programmer.

In CPU rewrite mode, only the user ROM area shown in Figure 24.1 can be rewritten. The boot ROM area cannot be rewritten. The program and block erase commands are executed only for each block in the user ROM area.

Erase-write (EW) mode 0 and erase-write mode 1 are provided as CPU rewrite mode. Table 24.3 lists differences between EW mode 0 and EW mode 1.

Table 24.3 EW Mode 0 and EW Mode 1

Item	EW mode 0	EW mode 1
Operating Mode	• Single-chip mode • Boot mode	Single-chip mode
Space where the rewrite control program can be placed	• User ROM area • Boot ROM area	User ROM area
Space where the rewrite control program can be executed	The rewrite control program must be transferred to any space other than the flash memory (e.g.,RAM) before being executed	The rewrite control program can be executed in the user ROM area
Space which can be rewritten	User ROM area	User ROM area However, this excludes blocks with the rewrite control program
Software Command Restriction	None	• Program and block erase commands cannot be executed in a block having the rewrite control program. • Erase all unlocked block command cannot be executed when the lock bit in a block having the rewrite control program is set to "1"(unlocked) or when the FMR02 bit in the FMR0 register is set to "1"(lock bit disabled). • Read status register command cannot be used.
Mode after Programming or Erasing	Read status register mode	Read array mode
CPU State during Auto Program and Erase Operation	Operating	In a hold state (I/O ports maintains the state before the command was executed)(1)
Flash Memory State Detection	• Read the FMR00, FMR06 and FMR07 bits in the FMR0 register by program • Execute the read status register command to read the SR7, SR5 and SR4 bits in the SRD register	Read the FMR00, FMR06 and FMR07 bits in the FMR0 register by program

NOTE:

1. Do not generate an interrupt (except $\overline{\text{NMI}}$ interrupt) or a DMA transfer.

24.3.1 EW Mode 0

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled) and is ready to accept commands. EW mode 0 is selected by setting the FMR11 bit in the FMR1 register to "0". To set the FMR01 bit to "1", set to "1" after first writing "0".

The software commands control programming and erasing. The FMR0 register or the SRD register indicates whether a program or erase operation is completed as expected or not.

24.3.2 EW Mode 1

EW mode 1 is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (Both bits must be set to "0" first before setting to "1".)

The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The SRD register cannot be read in EW mode 1.

24.3.3 Flash Memory Control Register (FMR0 Register and FMR1 Register)

Flash Memory Control Register 0



Symbol	Address	After Reset
FMR0	0057_{16}	$0000\ 0001_2$

Bit Symbol	Bit Name	Function	RW
FMR00	RY/$\overline{BY}$ Status Flag	0: BUSY (programming or erasing)(6) 1: READY	RO
FMR01	CPU Rewrite Mode Select Bit(1, 7)	0: Disables CPU rewrite mode 1: Enables CPU rewrite mode	RW
FMR02	Lock Bit Disable Select Bit(2)	0: Enables lock bit 1: Disables lock bit	RW
FMSTP	Flash Memory Stop Bit(3, 5)	0: Starts the flash memory 1: Stops the flash memory (Enters low power consumption state and flash memory is reset)	RW
$\overline{\text{(b4)}}$	Reserved Bit	Set to "0"	RW
FMR05	User ROM Area Select Bit(3) (Available in boot mode only)	0: Boot ROM area is accessed 1: User ROM area is accessed	RW
FMR06	Program Status Flag(4)	0: Successfully completed 1: Terminated by error	RO
FMR07	Erase Status Flag(4)	0: Successfully completed 1: Terminated by error	RO

NOTES:
1. Set the FMR01 bit while the $\overline{NMI}$ pin is held "H". Set it by program in a space other than the flash memory in EW mode 0.
2. Set the FMR02 bit to "1" in 8-bit unit immediately after setting it first to "0" while the FMR01 bit is set to "1". Do not generate an interrupt or a DMA transfer between setting the FMR02 bit to "0" and setting it to "1".
3. Set the FMSTP and FMR05 bits by program in a space other than the flash memory.
4. The FMR07 and FMR06 bits is set to "0" by executing the clear status command.
5. FMSTP bit setting is enabled when the FMR01 bit is set to "1" (CPU rewrite mode enabled). The FMSTP bit can be set to "1" when the FMR01 bit is set to "0", but the flash memory does not enter low-power consumption state nor is reset.
6. Write and read operations by the lock bit program command and read lock bit status command are included.
7. **To change a FMR01 bit setting from "0" to "1"**, set the FMR01 bit to "1" immediately after setting it first to "0" in 8-bit unit. Do not generate an interrupt or a DMA transfer between setting the FMR01 bit to "0" and setting it to "1".
   To change a FMR01 bit setting from "1" to "0", enter read array mode to write to addresses 0057_{16} in 16-bit unit. Write "00_{16}" into 8 high-order bits.
   e. g., to change a FMR01 bit setting from "1" to "0";
   Assembly language: mov.w #0000h, 0057h

Figure 24.4 FMR0 Register

Flash Memory Control Register 1

b7	b6	b5	b4	b3	b2	b1	b0
0		0	0				

Symbol	Address	After Reset
FMR1	0055_{16}	$0000\ 0101_2$

Bit Symbol	Bit Name	Function	RW
——— (b0)	Reserved Bit	When read, its content is indeterminate	RO
FMR11	EW Mode Select Bit(1)	0: EW mode 0 1: EW mode 1	RW
——— (b3 - b2)	Reserved Bit	When read, its content is indeterminate	RO
——— (b5 - b4)	Reserved Bit	Set to "0"	RW
FMR16	Lock Bit Status Flag	0: Locked 1: Unlocked	RO
——— (b7)	Reserved Bit	Set to "0"	RW

NOTE:
1. Set the FMR11 bit to "1" in 8-bit unit immediately after setting it first to "0" while the FMR01 bit is set to "1". Do not generate an interrupt or a DMA transfer between setting the FMR11 bit to "0" and setting it to "1". Set it while the $\overline{NMI}$ pin is held "H". If the FMR01 bit is set to "0", the FMR01 bit and FMR11 bit are both set to "0".

Figure 24.5 FMR1 Register

24.3.3.1 FMR00 Bit

The FMR00 bit indicates the flash memory operating state. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

24.3.3.2 FMR01 Bit

The microcomputer can accept commands when the FMR01 bit is set to "1" (CPU rewrite mode). Set the FMR05 bit to "1" (user ROM area access) as well if in boot mode.

24.3.3.3 FMR02 Bit

The lock bit is invalid by setting the FMR02 bit to "1" (lock bit disabled). (Refer to **24.3.6 Data Protect Function**.) The lock bit is valid by setting the FMR02 bit to "0" (lock bit enabled).

The FMR02 bit does not change the lock bit status but disables the lock bit function. If the block erase or erase all unlocked block command is executed when the FMR02 bit is set to "1", the lock bit status changes "0" (locked) to "1" (unlocked) after command execution is completed.

24.3.3.4 FMSTP Bit

The FMSTP bit initializes the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to "1". Set the FMSTP bit by program in a space other than the flash memory.

Set the FMSTP bit to "1" if one of the followings occurs:

- A flash memory access error occurs while erasing or programming in EW mode 0 (FMR00 bit does not switch back to "1" (ready)).
- Low-power consumption mode or on-chip low-power consumption mode is entered.

Use the following the procedure to change the FMSTP bit setting.

(1) Set the FMSTP bit to "1"

(2) Set tps (the wait time to stabilize flash memory circuit)

(3) Set the FMSTP bit to "0"

(4) Set tps (the wait time to stabilize flash memory circuit)

Figure 24.8 shows a flow chart illustrating how to start and stop the flash memory before and after entering low power mode. Follow the procedure on this flow chart.

When entering stop or wait mode, the flash memory is automatically turned off. When exiting stop or wait mode, the flash memory is turned back on. The FMR0 register does not need to be set.

24.3.3.5 FMR05 Bit

The FMR05 bit selects the boot ROM or user ROM area in boot mode. Set to "0" to access (read) the boot ROM area or to "1" (user ROM access) to access (read, write or erase) the user ROM area.

24.3.3.6 FMR06 Bit

The FMR06 bit is a read-only bit indicating an auto program operation state. The FMR06 bit is set to "1" when a program error occurs; otherwise, it is set to "0". Refer to **24.3.8 Full Status Check**.

24.3.3.7 FMR07 Bit

The FM07 bit is a read-only bit indicating the auto erase operation state. The FMR07 bit is set to "1" when an erase error occurs; otherwise, it is set to “0”. For details, refer to **24.3.8 Full Status Check**.

Figure 24.6 shows how to enter and exit EW mode 0. Figure 24.7 shows how to enter and exit EW mode 1.

24.3.3.8 FMR11 Bit

EW mode 0 is entered by setting the FMR11 bit to "0" (EW mode 0).

EW mode 1 is entered by setting the FMR11 bit to "1" (EW mode 1).

24.3.3.9 FMR16 Bit

The FMR16 bit is a read-only bit indicating the execution result of the read lock bit status command.

When the block, where the read lock bit status command is executed, is locked, the FMR16 bit is set to "0".

When the block, where the read lock bit status command is executed, is unlocked, the FMR16 bit is set to "1".



NOTES:
1. In CPU rewrite mode, set the MCD register to be the 10-MHz CPU clock frequency or less and set the PM12 bit in the PM1 register to "1" (internal access wait).
2. To set the FMR01 bit to "1", set it to "1" in 8-bit unit immediately after setting it first to "0". Do not generate an interrupt or a DMA transfer between setting the bit to "0" and setting it to "1". Set the FMR01 bit in a space other than flash memory. Set the FMR01 bit while the $\overline{\text{NMI}}$ pin is held "H".
3. Exit CPU rewrite mode after executing the read array command.
4. When the FMR05 bit is set to "1", the user ROM area can be accessed.
5. To change the FMR01 bit setting from "1" to "0", enter read array mode to write to addresses 0057_{16} in 16-bit unit. Write "00_{16}" into 8 high-order bits.

Figure 24.6 How to Enter and Exit EW Mode 0



NOTES:
1. In EW mode 1, do not enter boot mode.
2. In CPU rewrite mode, set the MCD register to be the 10-MHz CPU clock frequency or less. Set the PM12 bit in the PM1 register to "1" (internal access wait).
3. To set the FMR01 bit to "1", set it to "1" in 8-bit unit immediately after setting it first to "0". Do not generate an interrupt or a DMA transfer between setting the FMR01 bit to "0" and setting it to "1". To set the FMR11 bit to "1", set it to "1" in 8-bit unit immediately after setting it first to "0". Do not generate an interrupt or a DMA transfer between setting the FMR11 bit to "0" and setting it to "1". Set the FMR01 and FMR11 bits while the $\overline{\text{NMI}}$ pin is held "H".
4. To change the FMR01 bit setting from "1" to "0", enter read array mode to write to addresses 0057_{16} in 16-bit unit. Write "00_{16}" into 8 high-order bits.

Figure 24.7 How to Enter and Exit EW Mode 1



Figure 24.8 Handling Before and After Low Power Consumption Mode

24.3.4 Precautions in CPU Rewrite Mode

24.3.4.1 Operating Speed

Set the MCD4 to MCD0 bits in the MCD register to CPU clock frequency of 10 MHz or less before entering CPU rewrite mode (EW mode 0 or EW mode 1). Also, set the PM12 bit in the PM1 register to "1" (wait state).

24.3.4.2 Prohibited Instructions

The following instructions cannot be used in EW mode 0 because the CPU tries to read data in the flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

24.3.4.3 Interrupts (EW Mode 0)

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The $\overline{\text{NMI}}$ and watchdog timer interrupts are available since the FMR0 and FMR1 registers are forcibly reset when either interrupt occurs. Allocate the forward addresses for each interrupt routine to the fixed vector table. Flash memory rewrite operation is aborted when the $\overline{\text{NMI}}$ or watchdog timer interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

24.3.4.4 Interrupts (EW Mode 1)

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during the auto program or auto erase period.
- Do not use the watchdog timer interrupt.
- The $\overline{\text{NMI}}$ interrupt is available since the FMR0 and FMR1 registers are forcibly reset when either interrupt occurs. Allocate the forward address for the interrupt routine to the fixed vector table. Flash memory rewrite operation is aborted when the $\overline{\text{NMI}}$ interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.

24.3.4.5 How to Access

To set the FMR01, FMR02 in the FMR0 register or FMR11 bit in the FMR1 register to "1", set to "1" in 8-bit units immediately after setting to "0". Do not generate an interrupt or a DMA transfer between the instruction to set the bit to "0" and the instruction to set the bit to "1". Set the bit while a high-level ("H") signal is applied to the $\overline{\text{NMI}}$ pin.

To change the FMR01 bit from "1" to "0", enter read array mode first, and write into address 0057_{16} in 16-bit units. Eight high-order bits must be set to "00_{16}".

24.3.4.6 Rewriting in the User ROM Area (EW Mode 0)

If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not rewritten as expected. If this error occurs, rewrite the user ROM area while in standard serial I/O mode or parallel I/O mode.

24.3.4.7 Rewriting in the User ROM Area (EW Mode 1)

Do not rewrite the block where the rewrite control program is stored.

24.3.4.8 DMA Transfer

In EW mode 1, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to "0" (busy-programming or erasing).

24.2.4.9 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

24.3.4.10 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

24.3.4.11 Stop Mode

When entering stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled). Disable a DMA transfer before setting the CM10 bit to "1" (stop mode).
- Execute the instruction to set the CM10 bit to "1" (stop mode) and then the JMP.B instruction.

```
e.g.,       BSET    0, CM1      ; Stop mode
            JMP.B   L1
        L1:
            Program after exiting stop mode
```

24.3.4.12 Low-Power Consumption Mode and On-Chip Oscillator Low-Power Consumption Mode

If the CM05 bit is set to "1" (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program
- Read lock bit status

24.3.5 Software Commands

Read or write 16-bit commands and data from or to even addresses in the user ROM area, in 16-bit units. When writing a command code, 8 high-order bits (D_{15} to D_8) are ignored.

Table 24.4 Software Commands

Command	First Bus Cycle			Second Bus Cycle		
	Mode	Address	Data (D_{15} to D_0)	Mode	Address	Data (D_{15} to D_0)
Read Array	Write	X	$xxFF_{16}$			
Read Status Register	Write	X	$xx70_{16}$	Read	X	SRD
Clear Status Register	Write	X	$xx50_{16}$			
Program	Write	WA	$xx40_{16}$	Write	WA	WD
Block Erase	Write	X	$xx20_{16}$	Write	BA	$xxD0_{16}$
Erase All Unlocked Block(1)	Write	X	$xxA7_{16}$	Write	X	$xxD0_{16}$
Lock Bit Program	Write	BA	$xx77_{16}$	Write	BA	$xxD0_{16}$
Read Lock Bit Status	Write	X	$xx71_{16}$	Write	BA	$xxD0_{16}$

NOTE:
1. Blocks 0 to 12 can be erased by the erase all unlocked block command.
Block A cannot be erased. The block erase command must be used to erase the block A.

SRD: Data in the SRD register (D_7 to D_0)
WA: Address to be written (The address specified in the the first bus cycle is the same even address as the address specified in the second bus cycle.)
WD: 16-bit write data
BA: Highest-order block address (must be an even address)
X: Any even address in the user ROM space
xx: 8 high-order bits of command code (ignored)

24.3.5.1 Read Array Command

The read array command reads the flash memory.

Read array mode is entered by writing command code "$xxFF_{16}$" in the first bus cycle. Content of a specified address can be read in 16-bit units after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

24.3.5.2 Read Status Register Command

The read status register command reads the SRD register (refer to **24.3.7 Status Register** for detail).

By writing command code "$xx70_{16}$" in the first bus cycle, the SRD register can be read in the second bus cycle. Read an even address in the user ROM area.

Do not execute this command in EW mode 1.

24.3.5.3 Clear Status Register Command

The clear status register command clears the SRD register. By writing "$xx50_{16}$" in the first bus cycle, the FMR07 and FMR06 bits in the FMR0 register are set to "00_2" and the SR5 and SR4 bits in the SRD register are set to "00_2".

24.3.5.4 Program Command

The program command writes 1-word, or 2-byte, data to the flash memory.

Auto program operation (data program and verify) will start by writing command code "xx40$_{16}$" in the first bus cycle and data to the write address in the second bus cycle. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether or not an auto program operation has been completed. The FMR00 bit is set to "0" (busy) during auto program and to "1" (ready) when the auto program operation is completed.

After the completion of auto program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto program operation has been completed as expected. (Refer to **24.3.8 Full Status Check**.)

An address that is already written cannot be altered or rewritten.

Figure 24.9 shows a flow chart of the program command programming.

The lock bit can protect each block from being programmed inadvertently. (Refer to **24.3.6 Data Protect Function**.)

In EW mode 1, do not execute this command on the block where the rewrite control program is allocated.

In EW mode 0, the microcomputer enters read status register mode as soon as an auto program operation starts. The SRD register can be read. The SR7 bit in the SRD register is set to "0" at the same time an auto program operation starts. It is set to "1" when an auto program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of an auto program operation, the SRD register indicates whether or not the auto program operation has been completed as expected.



NOTE:
1. Write the command code and data to even addresses.

Figure 24.9 Program Command

24.3.5.5 Block Erase Command

The block erase command erases each block.

Auto erase operation (erase and verify) will start in the specified block by writing command code "xx20$_{16}$" in the first bus cycle and "xxD0$_{16}$" to the highest-order even address of a block in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether or not an auto erase operation has been completed. The FMR00 bit is set to "0" (busy) during auto erase and to "1" (ready) when the auto erase operation is completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to **24.3.8 Full Status Check**.)

Figure 24.10 shows a flow chart of the block erase command programming.

The lock bit can protect each block from being programmed inadvertently. (Refer to **24.3.6 Data Protect Function**.)

In EW mode 1, do not execute this command on the block where the rewrite control program is allocated.

In EW mode 0, the microcomputer enters read status register mode as soon as an auto erase operation starts. The SRD register can be read. The SR7 bit in the SRD register is set to "0" at the same time an auto erase operation starts. It is set to "1" when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written.



NOTE:
1. Write the command code and data to even addresses.

Figure 24.10 Block Erase Command

24.3.5.6 Erase All Unlocked Block Command

The erase all unlocked block command erases all blocks except the block A.

By writing command code "xxA7$_{16}$" in the first bus cycle and "xxD0$_{16}$" in the second bus cycle, auto erase (erase and verify) operation will run continuously in all blocks except the block A.

The FMR00 bit in the FMR0 register indicates whether or not an auto erase operation has been completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected.

The lock bit can protect each block from being programmed inadvertently. (Refer to **24.3.6 Data Protect Function**.)

In EW mode 1, do not execute this command when the lock bit for any block storing the rewrite control program is set to "1" (unlocked) or when the FMR02 bit in the FMR0 register is set to "1" (lock bit disabled).

In EW mode 0, the microcomputer enters read status register mode as soon as an auto erase operation starts. The SRD register can be read. The SR7 bit in the SRD register is set to "0" (busy) at the same time an auto erase operation starts. It is set to "1" (ready) when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written.

Only blocks 0 to 12 can be erased by the erase all unlocked block command. The block A cannot be erased. Use the block erase command to erase the block A.

24.3.5.7 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to "0" (locked).

By writing command code "xx77$_{16}$" in the first bus cycle and "xxD0$_{16}$" to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to "0". The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

Figure 24.11 shows a flow chart of the lock bit program command programming. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed.

Refer to **24.3.6 Data Protect Function** for details on lock bit functions and how to set it to "1" (unlocked).



NOTE:
1. Write the command code and data to even addresses.

Figure 24.11 Lock Bit Program Command

24.3.5.8 Read Lock Bit Status Command

The read lock bit status command reads the lock bit state (the lock bit data) of a specified block.

By writing command code "xx71$_{16}$" in the first bus cycle and "xxD0$_{16}$" to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on whether or not the lock bit of a specified block is locked. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to "1" (ready).

Figure 24.12 shows a flow chart of the read lock bit status command programming.



NOTE:
1. Write the command code and data to even addresses.

Figure 24.12 Read Lock Bit Status Command

24.3.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to "0" (lock bit enabled). The lock bit individually protects (locks) each block against program and erase. This prevents data from being inadvertently written to or erased from the flash memory.

- When the lock bit status is set to "0", the block is locked (block is protected against program and erase).
- When the lock bit status is set to "1", the block is not locked (block can be programmed or erased).

The lock bit status is set to "0" (locked) by executing the lock bit program command and to "1" (unlocked) by erasing the block. The lock bit status cannot be set to "1" by any commands.
The lock bit status can be read by the read lock bit status command.

The lock bit function is disabled by setting the FMR02 bit to "1". All blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to "0". Lock bit status is retained.
If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to "1", the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block are set to "1" after an erase operation is completed.
Refer to **24.3.5 Software Commands** for details on each command.

24.3.7 Status Register (SRD Register)

The SRD register indicates the flash memory operating state and whether or not an erase or program operation is completed as expected. The FMR00, FMR06 and FMR07 bits in the FMR0 register indicate SRD register states.
Table 24.5 shows the SRD register.
In EW mode 0, the SRD register can be read when the followings occur.

- Any even address in the user ROM area is read after writing the read status register command
- Any even address in the user ROM area is read from when the program, block erase, erase all unlocked block, or lock bit program command is executed until when the read array command is executed.

24.3.7.1 Sequencer Status (SR7 and FMR00 Bits)

The sequencer status indicates the flash memory operating state. It is set to "0" while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to "1".

24.3.7.2 Erase Status (SR5 and FMR07 Bits)

Refer to **24.3.8 Full Status Check**.

24.3.7.3 Program Status (SR4 and FMR06 Bits)

Refer to **24.3.8 Full Status Check**.

Table 24.5 Status Register

Bits in SRD register	Bits in FMR0 Register	Status Name	Definition		Value after Reset
			"0"	"1"	
SR7 (D_7)	FMR00	Sequencer status	BUSY	READY	1
SR6 (D_6)	—	Reserved bit	-	-	-
SR5 (D_5)	FMR07(1)	Erase status	Successfully completed	Error	0
SR4 (D_4)	FMR06(1)	Program status	Successfully completed	Error	0
SR3 (D_3)	—	Reserved bit	-	-	-
SR2 (D_2)	—	Reserved bit	-	-	-
SR1 (D_1)	—	Reserved bit	-	-	-
SR0 (D_0)	—	Reserved bit	-	-	-

D_0 to D_7: These data buses are read when the read status register command is executed.

NOTE:

1. The FMR07 (SR5) and FMR06 (SR4) bits are set to "0" by executing the clear status register command. When the FMR07 (SR5) or FMR06 (SR4) bit is set to "1", the program, block erase, erase all unlocked block and lock bit program commands are not accepted.

24.3.8 Full Status Check

If an error occurs when a program or erase operation is completed, the FMR07 and FMR06 bits in the FMR0 register are set to "1", indicating a specific error. Therefore, execution results can be confirmed by verifying these bits (full status check).

Table 24.6 lists errors and FMR0 register state. Figure 24.13 shows a flow chart of the full status check and handling procedure for each error.

Table 24.6 Errors and FMR0 Register State

FMR0 Register (SRD Register) State		Error	Error Occurrence Conditions
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command sequence error	• An incorrect command is written • A value other than "xxD0$_{16}$" or "xxFF$_{16}$" is written in the second bus cycle of the lock bit program, block erase or erase all unlocked block command(1)
1	0	Erase error	• The block erase command is executed on a locked block(2) • The block erase or erase all unlocked block command is executed on an unlock block, but the erase operation is not successfully completed
0	1	Program error	• The program command is executed on locked blocks(2) • The program command is executed on an unlocked block, but the program operation is not completed as expected • The lock bit program command is executed but the program operation is not successfully completed

NOTES:

1. The flash memory enters read array mode when command code "xxFF$_{16}$" is written in the second bus cycle of these commands. The command code written in the first bus cycle is ignored.
2. When the FMR02 bit is set to "1" (lock bit disabled), no error occurs even under the conditions above.



Figure 24.13 Full Status Check and Handling Procedure for Each Error

24.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M32C/88 Group (M32C/88T) can be used to rewrite the flash memory user ROM area, while the microcomputer is mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 24.7 lists pin descriptions (flash memory standard serial I/O mode). Figures 24.14 to 24.16 show pin connections in serial I/O mode.

24.4.1 ID Code Verify Function

The ID code verify function determines whether or not the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to **24.2 Functions to Prevent Rewriting of Flash Memory**.)

Table 24.7 Pin Description (Flash Memory Standard Serial I/O Mode)

Symbol	Function	I/O Type	Description
VCC VSS	Power supply input	I	Apply the guaranteed program/erase supply voltage to the VCC pin. Apply 0 V to the VSS pin
CNVSS	CNVSS	I	Connect this pin to VCC
$\overline{\text{RESET}}$	Reset input	I	Reset input pin. Apply 20 or more clock cycles to the XIN pin while "L" is applied to the $\overline{\text{RESET}}$ pin
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT
XOUT	Clock output	O	To use the external clock, input the clock from XIN and leave XOUT open
BYTE	BYTE input	I	Connect this pin to VSS or VCC
AVCC AVSS	Analog power supply input	I	Connect AVCC to VCC Connect AVSS to VSS
VREF	Reference voltage input	I	Reference voltage input pin for the A/D converter
P00 to P07	Input port P0	I	Apply "H" or "L" to this pin, or leave open
P10 to P17	Input port P1	I	Apply "H" or "L" to this pin, or leave open
P20 to P27	Input port P2	I	Apply "H" or "L" to this pin, or leave open
P30 to P37	Input port P3	I	Apply "H" or "L" to this pin, or leave open
P40 to P47	Input port P4	I	Apply "H" or "L" to this pin, or leave open
P50	$\overline{\text{CE}}$ input	I	Apply "H" to this pin
P55	$\overline{\text{EPM}}$ input	I	Apply "L" to this pin
P51 to P54 P56, P57	Input port P5	I	Apply "H" or "L" to this pin, or leave open
P60 to P63	Input port P6	I	Apply "H" or "L" to this pin, or leave open
P64	BUSY output	O	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Program running verify monitor Standard serial I/O mode 3: Leave open
P65	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2, 3: Apply "L" to this pin
P66	RxD Data input	I	Standard serial I/O mode 1, 2: Serial data input pin Standard serial I/O mode 3: Apply "H" to this pin
P67	TxD Data output	O	Standard serial I/O mode 1, 2: Serial data output pin Standard serial I/O mode 3: Leave open
P70 to P75	Input port P7	I	Apply "H" or "L" to this pin, or leave open
P76	CAN output	O	Standard serial I/O mode 1, 2: Apply "H" or "L" to this pin, or leave open Standard serial I/O mode 3: CAN output pin
P77	CAN input	I	Standard serial I/O mode 1, 2: Apply "H" or "L" to this pin, or leave open Standard serial I/O mode 3: CAN input pin
P80 to P84 P86, P87	Input port P8	I	Apply "H" or "L" to this pin, or leave open
P85	$\overline{\text{NMI}}$ input	I	Connect this pin to VCC
P90 to P97	Input port P9	I	Apply "H" or "L" to this pin, or leave open
P100 to P107	Input port P10	I	Apply "H" or "L" to this pin, or leave open
P110 to P114	Input port P11	I	Apply "H" or "L" to this pin, or leave open(1)
P120 to P127	Input port P12	I	Apply "H" or "L" to this pin, or leave open(1)
P130 to P137	Input port P13	I	Apply "H" or "L" to this pin, or leave open(1)
P140 to P146	Input port P14	I	Apply "H" or "L" to this pin, or leave open(1)
P150 to P157	Input port P15	I	Apply "H" or "L" to this pin, or leave open(1)

NOTE:

1. These pins are provided in the 144-pin package only.



Figure 24.14 Pin Connections in Standard Serial I/O Mode (1)



Figure 24.15 Pin Connections in Standard Serial I/O Mode (2)

24.4.2 Circuit Application in Standard Serial I/O Mode

Figure 24.16 shows an example of a circuit application in standard serial I/O mode 1. Figure 24.17 shows an example of a circuit application serial I/O mode 2. Figure 24.18 shows an example of a circuit application serial I/O mode 3. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.



NOTES:
1. Control pins and external circuitry vary with the serial programmer. Refer to the user's manual included with the serial programmer.
2. In this example, a selector controls the voltage applied to the CNVSS pin to switch between in single-chip mode and in standard serial I/O mode.
3. In standard serial I/O mode 1, if the user reset signal becomes "L" while the microcomputer is communicating with the serial programmer, break the connection between the user reset signal and the $\overline{\text{RESET}}$ pin by, for example, a jumper selector.

Figure 24.16 Circuit Application in Standard Serial I/O Mode 1



NOTE:
1. In this example, a selector controls the voltage applied to the CNVSS pin to switch between in single-chip mode and in standard serial I/O mode.

Figure 24.17 Circuit Application in Standard Serial I/O Mode 2



NOTES:
1. Control pins and external circuitry vary with the serial programmer. Refer to the user's manual included with the serial programmer.
2. In this example, a selector controls the voltage applied to the CNVSS pin to switch between in single-chip mode and in standard serial I/O mode.

Figure 24.18 Circuit Application in Standard Serial I/O Mode 3

24.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area can be rewritten by a parallel programmer supporting the M32C/88 Group (M32C/88T). Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

24.5.1 Boot ROM Area

An erase block operation in the boot ROM area is applied to only one 4-Kbyte block. The rewrite control program in standard serial I/O mode is written in the boot ROM area before shipment. Do not rewrite the boot ROM area if using the serial programmer.

In parallel I/O mode, the boot ROM area is located in addresses $FFF000_{16}$ to $FFFFFF_{16}$. Rewrite this address range only if rewriting the boot ROM area. (Do not access addresses other than addresses $FFF000_{16}$ to $FFFFFF_{16}$.)

24.5.2 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O mode. (Refer to **24.2 Functions to Prevent Rewriting of Flash Memory**.)

25. Electrical Characteristics

Table 25.1 Absolute Maximum Ratings

Symbol	Parameter			Condition	Value	Unit
V_{CC}	Supply Voltage			V_{CC}=AV$_{CC}$	-0.3 to 6.0	V
AV$_{CC}$	Analog Supply Voltage			V_{CC}=AV$_{CC}$	-0.3 to 6.0	V
V_I	Input Voltage	$\overline{RESET}$, CNV$_{SS}$, BYTE, P0$_0$-P0$_7$, P1$_0$-P1$_7$, P2$_0$-P2$_7$, P3$_0$-P3$_7$, P4$_0$-P4$_7$, P5$_0$-P5$_7$, P6$_0$-P6$_7$, P7$_2$-P7$_7$, P8$_0$-P8$_7$, P9$_0$-P9$_7$, P10$_0$-P10$_7$, P11$_0$-P11$_4$, P12$_0$-P12$_7$, P13$_0$-P13$_7$, P14$_0$-P14$_6$, P15$_0$-P15$_7$(1), V_{REF}, X$_{IN}$			-0.3 to V_{CC}+0.3	V
		P7$_0$, P7$_1$			-0.3 to 6.0	
V_O	Output Voltage	P0$_0$-P0$_7$, P1$_0$-P1$_7$, P2$_0$-P2$_7$, P3$_0$-P3$_7$, P4$_0$-P4$_7$, P5$_0$-P5$_7$, P6$_0$-P6$_7$, P7$_2$-P7$_7$, P8$_0$-P8$_4$, P8$_6$, P8$_7$, P9$_0$-P9$_7$, P10$_0$-P10$_7$, P11$_0$-P11$_4$, P12$_0$-P12$_7$, P13$_0$-P13$_7$, P14$_0$-P14$_6$, P15$_0$-P15$_7$(1), X$_{OUT}$			-0.3 to V_{CC}+0.3	V
		P7$_0$, P7$_1$			-0.3 to 6.0	
Pd	Power Dissipation		T version	Topr=25° C	500	mW
			U version		400	
Topr	Operating Ambient Temperature	during CPU operation	T version		-40 to 85	° C
			U version		-40 to 105	
		during flash memory program and erase operation			0 to 60	
Tstg	Storage Temperature				-65 to 150	° C

NOTE:

1. P11 to P15 are provided in the 144-pin package only.

Table 25.2 Recommended Operating Conditions

(Vcc=4.2 to 5.5V, Vss=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version) unless otherwise specified)

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
V_{CC}	Supply Voltage		4.2	5.0	5.5	V
AVcc	Analog Supply Voltage			Vcc		V
V_{SS}	Supply Voltage			0		V
AVss	Analog Supply Voltage			0		V
V_{IH}	Input High ("H") Voltage	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_7$(3), $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$(4), $P14_0$-$P14_6$, $P15_0$-$P15_7$(4), X_{IN}, $\overline{RESET}$, CNV_{SS}, BYTE	0.8Vcc		Vcc	V
		$P7_0$, $P7_1$	0.8Vcc		6.0	
V_{IL}	Input Low ("L") Voltage	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_7$(3), $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$(4), $P14_0$-$P14_6$, $P15_0$-$P15_7$(4), X_{IN}, $\overline{RESET}$, CNV_{SS}, BYTE	0		0.2Vcc	V
$I_{OH(peak)}$	Peak Output High ("H") Current(2)	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(4)			-10.0	mA
$I_{OH(avg)}$	Average Output High ("H") Current(1)	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(4)			-5.0	mA
$I_{OL(peak)}$	Peak Output Low ("L") Current(2)	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(4)			10.0	mA
$I_{OL(avg)}$	Average Output Low ("L") Current(1)	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(4)			5.0	mA

NOTES:

1. Typical values when average output current is 100 ms.
2. Total $I_{OL(peak)}$ for P0, P1, P2, $P8_6$, $P8_7$, P9, P10, P11, P14 and P15 must be 80 mA or less.
   Total $I_{OL(peak)}$ for P3, P4, P5, P6, P7, $P8_0$ to $P8_4$, P12 and P13 must be 80 mA or less.
   Total $I_{OH(peak)}$ for P0, P1, P2, and P11 must be -40mA or less.
   Total $I_{OH(peak)}$ for $P8_6$, $P8_7$, P9, P10, P14 and P15 must be -40 mA or less.
   Total $I_{OH(peak)}$ for P3, P4, P5, P12 and P13 must be -40 mA or less.
   Total $I_{OH(peak)}$ for P6, P7, and $P8_0$ to $P8_4$ must be -40 mA or less.
3. V_{IH} and V_{IL} reference for $P8_7$ applies when $P8_7$ is used as a programmable input port.
   It does not apply when $P8_7$ is used as X_{CIN}.
4. Ports P11 to P15 are provided in the 144-pin package only.

Table 25.3 Recommended Operating Conditions (Continued)

(Vcc=4.2 to 5.5V, Vss=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version) unless otherwise specified)

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
$f(BCLK)$	CPU Operation Frequency	Vcc=4.2 to 5.5 V	0		32	MHz
$f(XIN)$	Main Clock Input Frequency	Vcc=4.2 to 5.5 V	0		24	MHz
$f(XCIN)$	Sub Clock Frequency			32.768	50	kHz
$f(Ring)$	On-chip Oscillator Frequency (Vcc=5.0V, Topr=25° C)		0.5	1	2	MHz
$f(PLL)$	PLL Clock Frequency	Vcc=4.2 to 5.5 V	10		32	MHz
$t_{SU(PLL)}$	Wait Time to Stabilize PLL Frequency Synthesizer	Vcc=5.0 V			5	ms

V_{CC}=5V

Table 25.4 Electrical Characteristics

(V_{CC}=4.2 to 5.5V, V_{SS}=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter		Condition	Standard			Unit
				Min.	Typ.	Max.	
V_{OH}	Output High ("H") Voltage	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1)	I_{OH}=-5 mA	V_{CC}-2.0		V_{CC}	V
		$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1)	I_{OH}=-200 µA	V_{CC}-0.3		V_{CC}	V
		X_{OUT}	I_{OH}=-1 mA	3.0			V
		X_{COUT} High Power	No load applied		2.5		V
		X_{COUT} Low Power	No load applied		1.6		
V_{OL}	Output Low ("L") Voltage	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1)	I_{OL}=5mA			2.0	V
		$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1)	I_{OL}=200 µA			0.45	V
		X_{OUT}	I_{OL}=1 mA			2.0	V
		X_{COUT} High Power	No load applied		0		V
		X_{COUT} Low Power	No load applied		0		
V_{T+}-V_{T-}	Hysteresis	$\overline{HOLD}$, $\overline{RDY}$, TA0IN-TA4IN, TB0IN-TB5IN, $\overline{INT0}$-$\overline{INT5}$, $\overline{ADTRG}$, $\overline{CTS0}$-$\overline{CTS4}$, CLK0-CLK4, TA0OUT-TA4OUT, $\overline{NMI}$, $\overline{KI0}$-$\overline{KI3}$, RxD0-RxD4, SCL0-SCL4, SDA0-SDA4		0.2		1.0	V
		$\overline{RESET}$		0.2		1.8	V
I_{IH}	Input High ("H") Current	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1), X_{IN}, $\overline{RESET}$, CNV_{SS}, BYTE	V_I=5 V			5.0	µA
I_{IL}	Input Low ("L") Current	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_0$-$P7_7$, $P8_0$-$P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1), X_{IN}, $\overline{RESET}$, CNV_{SS}, BYTE	V_I=0 V			-5.0	µA
R_{PULLUP}	Pull-up Resistance	$P0_0$-$P0_7$, $P1_0$-$P1_7$, $P2_0$-$P2_7$, $P3_0$-$P3_7$, $P4_0$-$P4_7$, $P5_0$-$P5_7$, $P6_0$-$P6_7$, $P7_2$-$P7_7$, $P8_0$-$P8_4$, $P8_6$, $P8_7$, $P9_0$-$P9_7$, $P10_0$-$P10_7$, $P11_0$-$P11_4$, $P12_0$-$P12_7$, $P13_0$-$P13_7$, $P14_0$-$P14_6$, $P15_0$-$P15_7$(1)	V_I=0 V	30	50	167	kΩ
Rf_{XIN}	Feedback Resistance	X_{IN}			1.5		MΩ
Rf_{XCIN}	Feedback Resistance	X_{CIN}			10		MΩ
V_{RAM}	RAM Standby Voltage	In stop mode		2.0			V

NOTE:

1. Ports P11 to P15 are provided in the 144-pin package only.

VCC=5V

Table 25.4 Electrical Characteristics (Continued)
(Vcc=4.2 to 5.5V, Vss=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition		Standard			Unit
				Min.	Typ.	Max.	
Icc	Power Supply Current	In single-chip mode, output pins are left open and other pins are connected to Vss.	f(BCLK)=32 MHz, Square wave, No division		28	50	mA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on ROM		430		µA
			f(BCLK)=32 kHz, In low-power consumption mode, Program running on RAM(1)		25		µA
			f(BCLK)=32 kHz, In wait mode, Topr=25° C		10		µA
			While clock stops, Topr=25° C		0.8	5	µA
			While clock stops, Topr=85° C			50	µA
			While clock stops, Topr=105° C			100	µA
			While clock stops, Topr=125° C			200	µA

NOTE:
1. Value is obtained when setting the FMSTP bit in the FMR0 register to "1" (flash memory stopped).

V_{CC}=5V

Table 25.5 A/D Conversion Characteristics

(V_{CC}=4.2 to 5.5V, V_{SS}=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition		Standard			Unit
				Min.	Typ.	Max.	
-	Resolution	V_{REF}=V_{CC}				10	Bits
INL	Integral Nonlinearity Error	V_{REF}=V_{CC}=5V	AN_0 to AN_7, $AN0_0$ to $AN0_7$, $AN2_0$ to $AN2_7$, $AN15_0$ to $AN15_7$, ANEX0, ANEX1			±3	LSB
							LSB
			External op-amp connection mode			±7	LSB
							LSB
DNL	Differential Nonlinearity Error					±1	LSB
-	Offset Error					±3	LSB
-	Gain Error					±3	LSB
R_{LADDER}	Resistor Ladder	V_{REF}=V_{CC}		8		40	kΩ
t_{CONV}	10-bit Conversion Time(1, 2)			2.06			µs
t_{CONV}	8-bit Conversion Time(1, 2)			1.75			µs
t_{SAMP}	Sampling Time(1)			0.188			µs
V_{REF}	Reference Voltage			2		V_{CC}	V
V_{IA}	Analog Input Voltage			0		V_{REF}	V

NOTES:
1. Divide f(X_{IN}), if exceeding 16 MHz, to keep ϕAD frequency at 16 MHz or less.
2. With using the sample and hold function.

Table 25.6 D/A Conversion Characteristics

(V_{CC}=4.2 to 5.5V, V_{SS}=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version), f(BCLK)=32MHz unless otherwise specified)

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t_{SU}	Setup Time				3	µs
R_O	Output Resistance		4	10	20	kΩ
I_{VREF}	Reference Power Supply Input Current	(Note 1)			1.5	mA

NOTE:
1. Measurement when using one D/A converter. The DAi register (i=0, 1) of the D/A converter, not being used, is set to "00_{16}". The resistor ladder in the A/D converter is excluded.
I_{VREF} flows even if the VCUT bit in the AD0CON1 register is set to "0" (no V_{REF} connection).

VCC=5V

Table 25.7 Flash Memory Version Electrical Characteristics

(Vcc=4.5 to 5.5V at Topr= 0 to 60°C unless otherwise specified)

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
-	Program and Erase Endurance(2)		100			cycles
-	Word Program Time (VCC=5.0V, Topr=25° C)			25	200	µs
-	Lock Bit Program Time			25	200	µs
-	Block Erase Time (VCC=5.0V, Topr=25° C)	4-Kbyte Block		0.3	4	s
		8-Kbyte Block		0.3	4	s
		32-Kbyte Block		0.5	4	s
		64-Kbyte Block		0.8	4	s
-	All-Unlocked-Block Erase Time(1)				4 x *n*	s
tPS	Wait Time to Stabilize Flash Memory Circuit				15	µs
-	Data Hold Time (Topr=-40 to 85 ° C)		10			years

NOTES:
1. *n* denotes the number of block to be erased.
2. Number of program-erase cycles per block.
   If Program and Erase Endurance is *n* cycle (*n*=100), each block can be erased and programmed *n* cycles. For example, if a 4-Kbyte block A is erased after programming a word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data can not be programmed to the same address more than once without erasing the block. (rewrite prohibited).

Table 25.8 Power Supply Timing

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Wait Time to Stabilize Internal Supply Voltage when Power-on	VCC=4.2 to 5.5V			2	ms

td(P-R)
Wait Time to Stabilize Internal Supply Voltage when Power-on



Figure 25.1 Power Supply Timing Diagram

VCC=5V

Timing Requirements

(VCC=4.2 to 5.5V, VSS=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version) unless otherwise specified)

Table 25.9 External Clock Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc	External Clock Input Cycle Time	31.25		ns
$tw_{(H)}$	External Clock Input High ("H") Width	13.75		ns
$tw_{(L)}$	External Clock Input Low ("L") Width	13.75		ns
tr	External Clock Rise Time		5	ns
tf	External Clock Fall Time		5	ns

VCC=5V

Timing Requirements

(VCC=4.2 to 5.5V, VSS=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version) unless otherwise specified)

Table 25.10 Timer A Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	100		ns
$t_{w(TAH)}$	TAiIN Input High ("H") Width	40		ns
$t_{w(TAL)}$	TAiIN Input Low ("L") Width	40		ns

Table 25.11 Timer A Input (Gate Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	400		ns
$t_{w(TAH)}$	TAiIN Input High ("H") Width	200		ns
$t_{w(TAL)}$	TAiIN Input Low ("L") Width	200		ns

Table 25.12 Timer A Input (External Trigger Input in One-Shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	200		ns
$t_{w(TAH)}$	TAiIN Input High ("H") Width	100		ns
$t_{w(TAL)}$	TAiIN Input Low ("L") Width	100		ns

Table 25.13 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN Input High ("H") Width	100		ns
$t_{w(TAL)}$	TAiIN Input Low ("L") Width	100		ns

Table 25.14 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT Input Cycle Time	2000		ns
$t_{w(UPH)}$	TAiOUT Input High ("H") Width	1000		ns
$t_{w(UPL)}$	TAiOUT Input Low ("L") Width	1000		ns
$t_{su(UP-TIN)}$	TAiOUT Input Setup Time	400		ns
$t_{h(TIN-UP)}$	TAiOUT Input Hold Time	400		ns

VCC=5V

Timing Requirements

(VCC=4.2 to 5.5V, VSS=0V at Topr = -40 to 85°C (T version)/-40 to 105°C (U version) unless otherwise specified)

Table 25.15 Timer B Input (Count Source Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN Input Cycle Time (counted on one edge)	100		ns
$t_{w(TBH)}$	TBiIN Input High ("H") Width (counted on one edge)	40		ns
$t_{w(TBL)}$	TBiIN Input Low ("L") Width (counted on one edge)	40		ns
$t_{c(TB)}$	TBiIN Input Cycle Time (counted on both edges)	200		ns
$t_{w(TBH)}$	TBiIN Input High ("H") Width (counted on both edges)	80		ns
$t_{w(TBL)}$	TBiIN Input Low ("L") Width (counted on both edges)	80		ns

Table 25.16 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN Input Cycle Time	400		ns
$t_{w(TBH)}$	TBiIN Input High ("H") Width	200		ns
$t_{w(TBL)}$	TBiIN Input Low ("L") Width	200		ns

Table 25.17 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN Input Cycle Time	400		ns
$t_{w(TBH)}$	TBiIN Input High ("H") Width	200		ns
$t_{w(TBL)}$	TBiIN Input Low ("L") Width	200		ns

Table 25.18 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max	
$t_{c(AD)}$	$\overline{ADTRG}$ Input Cycle Time (required for trigger)	1000		ns
$t_{w(ADL)}$	$\overline{ADTRG}$ Input Low ("L") Pulse Width	125		ns

Table 25.19 Serial I/O

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi Input Cycle Time	200		ns
$t_{w(CKH)}$	CLKi Input High ("H") Width	100		ns
$t_{w(CKL)}$	CLKi Input Low ("L") Width	100		ns
$t_{d(C-Q)}$	TxDi Output Delay Time		80	ns
$t_{h(C-Q)}$	TxDi Hold Time	0		ns
$t_{su(D-C)}$	RxDi Input Setup Time	30		ns
$t_{h(C-Q)}$	RxDi Input Hold Time	90		ns

Table 25.20 External Interrupt $\overline{INTi}$ Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INTi}$ Input High ("H") Width	250		ns
$t_{w(INL)}$	$\overline{INTi}$ Input Low ("L") Width	250		ns

Vcc=5V



NOTE:
1. Ports P11 to P15 are provided in the 144-pin package only.

Figure 25.2 P0 to P15 Measurement Circuit



Figure 25.3 Vcc=5V Timing Diagram

26. Precautions

26.1 Special Function Registers (SFRs)

26.1.1 100-Pin Package

Set address spaces 03CB16, 03CE16, 03CF16, 03D216, 03D316 to "FF16" after reset when using the 100-pin package. Address space 03DC16 must be set to "0016" after reset.

26.1.2 Register Settings

Table 26.2 lists registers containing bits which can only be written to. Set these registers with immediate values. When establishing the next value by altering the present value, write the present value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Table 26.1 Registers with Write-only Bits

Register	Address		Register	Address
WDTS Register	000E16		U3BRG Register	032916
G0RI Register	00EC16		U3TB Register	032B16, 032A16
G1RI Register	012C16		U2BRG Register	033916
U1BRG Register	02E916		U2TB Register	033B16, 033A16
U1TB Register	02EB16, 02EA16		UDF Register	034416
U4BRG Register	02F916		TA0 Register(1)	034716, 034616
U4TB Register	02FB16, 02FA16		TA1 Register(1)	034916, 034816
TA11 Register	030316, 030216		TA2 Register(1)	034B16, 034A16
TA21 Register	030516, 030416		TA3 Register(1)	034D16, 034C16
TA41 Register	030716, 030616		TA4 Register(1)	034F16, 034E16
DTT Register	030C16		U0BRG Register	036916
ICTB2 Register	030D16		U0TB Register	036B16, 36A16

NOTE:

1. In one-shot timer mode and pulse width modulation mode only.

26.2 Clock Generation Circuit

26.2.1 CPU Clock

- When the CPU operating frequency is 24 MHz or more, use the following procedure for better EMC (Electromagnetic Compatibility) performance.
  1) Oscillator connected between the XIN and XOUT pins, or external clock applied to the XIN pin, has less than 24 MHz frequency.
  2) Use the PLL frequency synthesizer to multiply the main clock.

- The main clock frequency must be 24 MHz or less.

26.2.2 Sub Clock

Set the CM03 bit to "0" (XCIN-XCOUT drive capacity "LOW") when selecting the sub clock (XCIN-XCOUT) as the CPU clock, or Timer A or Timer B count source (fC32).

26.2.2.1 Sub Clock Oscillation

When oscillating the sub clock, set the CM04 bit in the CM0 register to "1" (XCIN-XCOUT oscillation function) after setting the CM07 bit in the CM0 register to "0" (clock other than sub clock) and the CM03 bit to "1" (XCIN-XCOUT drive capacity "HIGH"). Set the CM03 bit to "0" after sub clock oscillation stabilizes.

Set the sub clock as the CPU clock, or Timer A or Timer B count source (fC32) after the above settings are completed.

26.2.2.2 Using Stop Mode

When the microcomputer enters stop mode, the CM03 bit is automatically set to "1" (XCIN-XCOUT drive capacity "HIGH"). Use the following procedure to select the main clock as the CPU clock when entering stop mode.

1) Set the CM17 bit in the CM1 register to "0" (main clock).
2) Set the CM21 bit in the CM2 register to "0" (clock selected by the CM17 bit).
3) Set the CM07 bit in the CM0 register to "0" (clock selected by the CM21 bit divided by the MCD register setting).

After exiting stop mode, wait for the sub clock oscillation to stabilize. Then set the CM03 bit to "0" and the CM07 bit to "1" (sub clock).

26.2.2.3 Oscillation Parameter Matching

If the sub slock oscillation parameters have only been evaluated with the drive capacity "HIGH", the parameters should be reevaluated for drive capacity "LOW".

Contact your oscillator manufacturer for details on matching parameters.

26.2.3 PLL Frequency Synthesizer

Stabilize supply voltage to meet the power supply standard when using the PLL frequency synthesizer.

Table 26.2 Power Supply Ripple

Symbol	Parameter		Standard			Unit
			Min.	Typ.	Max.	
$f_{(ripple)}$	Power Supply Ripple Tolerable Frequency (V_{CC})	V_{CC}=5V			10	kHz
$V_{P-P(ripple)}$	Power Supply Ripple Voltage Fluctuation Range	V_{CC}=5V			0.5	V
$V_{CC(\lvert\Delta V/\Delta T\rvert)}$	Power Supply Ripple Voltage Fluctuation Rate	V_{CC}=5V			1	V/ms

$f_{(ripple)}$
Power Supply Ripple Tolerable Frequency (V_{CC})

$V_{p-p(ripple)}$
Power Supply Ripple Amplitude Voltage



Figure 26.1 Power Supply Fluctuation Timing

26.2.4 External Clock

Do not stop an external clock running if the main clock is selected as the CPU clock while the external clock is applied to the X_{IN} pin.

Do not set the CM05 bit in the CM0 register to "1" (main clock stopped) while the external clock input is used for the CPU clock.

26.2.5 Clock Divide Ratio

Set the PM12 bit in the PM1 register to "0" (no wait state) when changing the MCD4 to MCD0 bit settings in the MCD register.

26.2.6 Power Consumption Control

Stabilize the main clock, sub clock or PLL clock to switch the CPU clock source to each clock.

26.2.6.1 Wait Mode

When entering wait mode while the CM02 bit in the CM0 register is set to "1" (peripheral function stop in wait mode), set the MCD4 to MCD0 bits in the MCD register to maintain the 10-MHz CPU clock frequency or less.

When entering wait mode, the instruction queue reads ahead to instructions following the WAIT instruction, and the program stops. Write at least 4 NOP instructions after the WAIT instruction.

26.2.6.2 Stop Mode

- Use the following procedure to select the main clock as the CPU clock when entering stop mode.
  1) Set the CM17 bit in the CM1 register to "0" (main clock).
  2) Set the CM21 bit in the CM2 register to "0" (clock selected by the CM17 bit).
  3) Set the CM07 bit in the CM0 register to "0" (clock selected by the CM21 bit divided by the MCD register setting).

  If the PLL clock is selected as the CPU clock source, set the CM17 bit to "0" (main clock) and the PLC07 bit in the PLC0 register to "0" (PLL off) before entering stop mode.

- The microcomputer cannot enter stop mode if a low-level signal ("L") is applied to the $\overline{\text{NMI}}$ pin. Apply a high-level ("H") signal instead.

- If stop mode is exited by any reset, apply an "L" signal to the $\overline{\text{RESET}}$ pin until a main clock oscillation is stabilized enough.

- If using the $\overline{\text{NMI}}$ interrupt to exit stop mode, use the following procedure to set the CM10 bit in the CM1 register (all clocks stopped).
  1) Exit stop mode with using the $\overline{\text{NMI}}$ interrupt.
  2) Generate a dummy interrupt.
  3) Set the CM10 bit to "1".

```
e.g.,       int     #63             ; dummy interrupt
            bset    cm1             ; all clocks stopped

            /* dummy interrupt handling */
        dummy
            reit
```

- When entering stop mode, the instruction queue reads ahead to instructions following the instruction setting the CM10 bit in the CM1 register to "1" (all clocks stopped), and the program stops. When the microcomputer exits stop mode, the instruction lined in the instruction queue is executed before the interrupt routine for recovery is done.
  Write the JMP.B instruction, as follows, after the instruction setting the CM10 bit in the CM1 register to "1" (all clocks stopped).

```
e.g.,       bset 0, prcr            ; protection removed
            bset 0, cm1             ; all clocks stopped
            jmp.b LABEL_001         ; JMP.B instruction executed (no instuction between JMP.B
                                    ; and LABEL.)
    LABEL_001:
            nop                     ; NOP (1)
            nop                     ; NOP (2)
            nop                     ; NOP (3)
            nop                     ; NOP (4)
            mov.b #0, prcr          ; Protection set
              •
              •
              •
```

26.2.6.3 Suggestions for Reducing Power Consumption

The followings are suggestions for reducing power consumption when programming or designing systems.

Ports: I/O ports maintains the same state despite the microcomputer entering wait mode or stop mode. Current flows through active output ports. Feedthrough current flows through input ports in a high-impedance state. Set unassigned ports as input ports and stabilize electrical potential before entering wait mode or stop mode.

A/D Converter: If the A/D conversion is not performed, set the VCUT bit in the AD0CON1 register to "0" (no V_{REF} connection). Set the VCUT bit to "1" (V_{REF} connection) and wait at least 1µs before starting the A/D conversion.

D/A Converter: Set the DAi bit (i=0, 1) in the DACON register to "0" (output disabled) and set the DAi register to "00_{16}" when the D/A conversion is not performed.

Peripheral Function Stop: Set the CM02 bit in the CM0 register while in wait mode to stop unnecessary peripheral functions. However, this does not reduce power consumption because the peripheral function clock (fc32) generating from the sub clock does not stop. When in low-speed mode and low-power consumption mode, do not enter wait mode when the CM02 bit is set to "1" (peripheral clock stops in wait mode).

26.3 Protection

The PRC2 bit setting in the PRCR register is changed to "0" (write disabled) when an instruction is written to any address after the PRC2 bit is set to "1" (write enabled). Write instruction immediately after setting the PRC2 bit to "1" to change registers protected by the PRC2 bit. Do not generate an interrupt or a DMA transfer between the instruction to set the PRC2 bit to "1" and the next instruction.

26.4 Interrupts

26.4.1 ISP Setting

After reset, the ISP is set to "000000$_{16}$". The program runs out of control if an interrupt is acknowledged before the ISP is set. Therefore, the ISP must be set before an interrupt request is generated. Set the ISP to an even address, which allows interrupt sequences to be executed at a higher speed.
To use $\overline{\text{NMI}}$ interrupt, set the ISP at the beginning of the program. The $\overline{\text{NMI}}$ interrupt can be acknowledged after the first instruction has been executed after reset.

26.4.2 $\overline{\text{NMI}}$ Interrupt

- $\overline{\text{NMI}}$ interrupt cannot be denied. Connect the $\overline{\text{NMI}}$ pin to V_{CC} via a resistor (pull-up) when not in use.

- The P8_5 bit in the P8 register indicates the $\overline{\text{NMI}}$ pin value. Read the P8_5 bit only to determine the pin level after a $\overline{\text{NMI}}$ interrupt occurs.

- "H" and "L" signals applied to the $\overline{\text{NMI}}$ pin must be over 2 CPU clock cycles + 300 ns wide.

- $\overline{\text{NMI}}$ interrupt request may not be acknowledged if this and other interrupt requests are generated simultaneously.

26.4.3 $\overline{\text{INT}}$ Interrupt

- Edge Sensitive
  "H" and "L" signals applied to the $\overline{\text{INT}}$0 to $\overline{\text{INT}}$5 pins must be at least 250 ns wide, regardless of the CPU clock.

- Level Sensitive
  "H" and "L" signals applied to the $\overline{\text{INT}}$0 to $\overline{\text{INT}}$5 pins must be at least 1 CPU clock cycle + 200 ns wide.
  For example, "H" and "L" must be at least 234ns wide if X_{IN}=30MHz with no division.

- The IR bit setting may change to "1" (interrupt requested) when switching the polarity of the $\overline{\text{INT}}$0 to $\overline{\text{INT}}$5 pins. Set the IR bit to "0" (no interrupt requested) after selecting the polarity. Figure 26.3 shows an example of the switching procedure for the $\overline{\text{INT}}$ interrupt.



Figure 26.2 Switching Procedure for $\overline{\text{INT}}$ Interrupt

26.4.4 Watchdog Timer Interrupt

Reset the watchdog timer after a watchdog timer interrupt occurs.

26.4.5 Changing Interrupt Control Register

To change the interrupt control register while the interrupt request is denied, follow the instructions below.

Changing IR bit

The IR bit setting may not change to "0" (no interrupt requested) depending on the instructions written. If this is a problem, use the following instruction to change the register: MOV

Changing Bits Except IR Bit

When an interrupt request is generated while executing an instruction, the IR bit may not be set to "1" (interrupt requested) and the interrupt may be ignored. If this is a problem, use the following instructions to change the register: AND, OR, BCLR, BSET

26.4.6 Changing IIOiIR Register (i = 0 to 6, 8 to 11)

Use the following instructions to set bits 1 to 7 in the IIOiIR register to "0" (no interrupt requested): AND, BCLR

26.4.7 Changing RLVL Register

The DMAII bit is indeterminate after reset. When using the DMAII bit to generate an interrupt, set the interrupt control register after setting the DMAII bit to "0" (interrupt priority level 7 available for interrupts).

26.5 DMAC

- Set DMAC-associated registers while the MDi1 and MDi0 bits (i=0 to 3) in the channel to be used are set to "00$_2$" (DMA disabled). Set the MDi1 and MDi0 bits to "01$_2$" (single transfer) or "11$_2$" (repeat transfer) at the end of setup procedure to start DMA requests.

- Do not set the DRQ bit in the DMiSL register to "0" (no request).
  If a DMA request is generated but the receiving channel is not ready to receive(1), the DMA transfer does not occur and the DRQ bit is set to "0".

  NOTE:
  1. The MDi1 and MDi0 bits are set to "00$_2$" or the DCTi register is set to "0000$_{16}$" (transferred 0 times).

- To start a DMA transfer by a software trigger, set the DSR bit and DRQ bit in the DMiSL register to "1" simultaneously.

  e.g.,

```
OR.B #0A0h,DMiSL          ; Set the DSR and DRQ bits to "1" simultaneously
```

- Do not generate a channel i DMA request when setting the MDi1 and MDi0 bits in the DMDj register (j=0,1) corresponding to channel i to "01$_2$" (single transfer) or "11$_2$" (repeat transfer), if the DCTi register of channel i is set to "1".

- Select the peripheral function which causes the DMA request after setting the DMA-associated registers. If none of the conditions above (setting $\overline{\text{INT}}$ interrupt as DMA request source) apply, do not write "1" to the DCTi register.

- Enable DMA(2) after setting the DMiSL register (i=0 to 3) and waiting six BCLK cycles or more by program.

  NOTE:
  2. DMA is enabled when the values set in the MDi1 and MDi0 bits in the DMDj register are changed from "00$_2$" (DMA disabled) to "01$_2$" (single transfer) or "11$_2$" (repeat transfer).

26.6 Timer

26.6.1 Timers A and B

Timers stop after reset. Set the TAiS(i=0 to 4) bit or TBjS(j=0 to 5) bit in the TABSR register or TBSR register to "1" (starts counting) after setting operating mode, count source and counter.

The following registers and bits must be set while the TAiS bit or TBjS bit is set to "0" (stops counting).

- TAiMR, TBjMR register
- TAi, TBj register
- UDF register
- TAZIE, TA0TGL, TA0TGH bits in the ONSF register
- TRGSR register

26.6.2 Timer A

The TA1OUT, TA2OUT and TA4OUT pins are placed in high-impedance states when a low-level ("L") signal is applied to the $\overline{\text{NMI}}$ pin while the INV03 and INV02 bits in the INVC0 register are set to "11_2" (forced cutoff of the three-phase output by an "L" signal applied to the $\overline{\text{NMI}}$ pin).

26.6.2.1 Timer A (Timer Mode)

- The TAiS bit (i=0 to 4) in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
- The TAi register indicates the counter value during counting at any given time. However, the counter is "$FFFF_{16}$" when reloading. The setting value can be read after setting the TAi register while the counter stops and before the counter starts counting.

26.6.2.2 Timer A (Event Counter Mode)

- The TAiS (i=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
- The TAi register indicates the counter values during counting at any given time. However, the counter will be "$FFFF_{16}$" during underflow and "0000_{16}" during overflow, when reloading. The setting value can be read after setting the TAi register while the counter stops and before the counter starts counting.

26.6.2.3 Timer A (One-shot Timer Mode)

- The TAiS (i=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
- The followings occur when the TABSR register is set to "0" (stops counting) while counting:
  - The counter stops counting and the microcomputer reloads contents of the reload register.
  - The TAiOUT pin becomes low ("L").
  - The IR bit in the TAiIC register is set to "1" (interrupt requested) after one CPU clock cycle.
- The output of the one-shot timer is synchronized with an internal count source. When set to an external trigger, there is a delay of one count source cycle maximum, from trigger input to the TAiIN pin to the one-shot timer output.

- The IR bit is set to "1" when the following procedures are performed to set timer mode:
  - selecting one-shot timer mode after reset.
  - switching from timer mode to one-shot timer mode.
  - switching from event counter mode to one-shot timer mode.

  Therefore, set the IR bit to "0" to generate a timer Ai interrupt (IR bit) after performing these procedures.
- When a trigger is generated while counting, the reload register reloads and continues counting after the counter has decremented once following a re-trigger. To generate a trigger while counting, wait at least 1 count source cycle after the previous trigger has been generated and generate a re-trigger.

- If an external trigger input is selected to start counting in timer A one-shot timer mode, do not provide another external trigger input again for 300 ns before the timer A counter value reaches "0000_{16}". One-shot timer may stop counting.

26.6.2.4 Timer A (Pulse Width Modulation Mode)

- The TAiS(i=0 to 4) bit in the TABSR register is set to "0" (stops counting) after reset. Set the TAiS bit to "1" (starts counting) after selecting an operating mode and setting the TAi register.
- The IR bit is set to "1" when the following procedures are performed to set timer mode:
  - Selecting PWM mode after reset
  - Switching from timer mode to PWM mode
  - Switching from event counter mode to PWM mode

  Therefore, set the IR bit to "0" by program to generate a timer Ai interrupt (IR bit) after performing these procedures.
- The followings occur when the TAiS bit is set to "0" (stops counting) while PWM pulse is output:
  - The counter stops counting
  - Output level changes to low ("L") and the IR bit changes to "1" when the TAiOUT pin is held high ("H")
  - The IR bit and the output level remain unchanged when TAiOUT pin is held "L"

26.6.3 Timer B

26.6.3.1 Timer B (Timer Mode, Event Counter Mode)

- The TBiS (i=0 to 5) bit is set to "0" (stops counting) after reset. Set the TBiS bit to "1" (starts counting) after selecting an operating mode and setting TBi register.
  The TB2S to TB0S bits are bits 7 to 5 in the TABSR register. The TB5S to TB3S bits are bits 7 to 5 in the TBSR register.
- The TBi register indicates the counter value during counting at any given time. However, the counter is "FFFF$_{16}$" when reloading. The setting value can be read after setting the TBi register while the counter stops and before the counter starts counting.

26.6.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode)

- The IR bit in the TBiIC (i=0 to 5) register is set to "1" (interrupt requested) when the valid edge of a pulse to be measured is input and when the timer Bi counter overflows. The MR3 bit in the TBiMR register determines the interrupt source within an interrupt routine.
- Use another timer to count how often the timer counter overflows when an interrupt source cannot be determined by the MR3 bit, such as when a pulse to be measured is input at the same time the timer counter overflows.
- To set the MR3 bit in the TBiMR register to "0" (no overflow), set the TBiMR register after the MR3 bit is set to "1" (overflow) and one or more cycles of the count source are counted, while the TBiS bits in the TABSR and TBSR registers are set to "1" (starts counting).
- The IR bit in the TBiIC register is used to detect overflow only. Use the MR3 bit only to determine interrupt source within an interrupt routine.
- Indeterminate values are transferred to the reload register during the first valid edge input after counting is started. Timer Bi interrupt request is not generated at this time.
- The counter value is indeterminate when counting is started. Therefore, the MR3 bit setting may change to "1" (overflow) and causes timer Bi interrupt requests to be generated until a valid edge is input after counting is started.
- The IR bit may be set to "1" (interrupt requested) if the MR1 and MR0 bits in the TBiMR register are set to a different value after a count begins. If the MR1 and MR0 bits are rewritten, but to the same value as before, the IR bit remains unchanged.
- Pulse width measurement measures pulse width continuously. Use program to determine whether measurement results are high ("'H") or low ("L").

26.7 Serial I/O

26.7.1 Clock Synchronous Serial I/O Mode

The $\overline{RTS}$2 and CLK2 pins are placed in high-impedance states when a low-level ("L") signal is applied to the $\overline{NMI}$ pin while the INV03 to INV02 bits in the INVC0 register are set to "11$_2$" (forced cutoff of the three-phase output by an "L" signal applied to the $\overline{NMI}$ pin).

26.7.1.1 Transmission /Reception

When the $\overline{RTS}$ function is used while an external clock is selected, the output level of the $\overline{RTSi}$ pin is held "L" indicating that the microcomputer is ready for reception. The transmitting microcomputer is notified that reception is possible. The output level of the $\overline{RTSi}$ pin becomes high ("H") when reception begins. Therefore, connecting the $\overline{RTSi}$ pin to the $\overline{CTSi}$ pin of the transmitting microcomputer synchronizes transmission and reception. The $\overline{RTS}$ function is disabled if an internal clock is selected.

26.7.1.2 Transmission

When an external clock is selected while the CKPOL bit in the UiC0 (i=0 to 4) register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the external clock is held "H", or when the CKPOL bit is set to "1" (data is transmitted on the rising edge of the transfer clock and received on the falling edge) and the external clock is held "L", meet the following conditions:

- Set the TE bit in the UiC1 register to "1" (receive enabled)
- Set the TI bit in the UiC1 register to "0" (data in the UiTB register)
- Apply "L" signal to the $\overline{CTSi}$ pin if the $\overline{CTS}$ function is selected

26.7.1.3 Reception

Activating the transmitter in clock synchronous serial I/O mode generates the shift clock. Therefore, set for transmission even if the microcomputer is used for reception only. Dummy data is output from the TxDi pin while receiving.

If an internal clock is selected, the shift clock is generated when the TE bit in the UiC1 registers is set to "1" (receive enabled) and dummy data is set in the UiTB register. If an external clock is selected, the shift clock is generated when the external clock is input into CLKi pin while the TE bit is set to "1" (receive enabled) and dummy data is set in the UiTB register.

When receiving data consecutively while the RE bit in the UiC1 register is set to "1" (data in the UiRB register) and the next data is received by the UARTi reception register, an overrun error occurs and the OER bit in the UiRB register is set to "1" (overrun error). In this case, the UiRB register is indeterminate. When overrun error occurs, program both reception and transmission registers to retransmit earlier data. The IR bit in the SiRIC does not change when an overrun error occurs.

When receiving data consecutively, feed dummy data to the low-order byte in the UiTB register every time a reception is made.

When an external clock is selected while the CKPOL bit in the UiC0 register is set to "0" (data is transmitted on the falling edge of the transfer clock and received on the rising edge) and the external clock is held "H" or when the CKPOL bit is set to "1" (data is transmitted on the rising edge of the transfer clock and received on the falling edge) and the external clock is held "L", meet the following conditions:

- Set the RE bit in the UiC1 register to "1" (receive enabled)
- Set the TE bit in the UiC1 register to "1" (transmit enabled)
- Set the TI bit in the UiC1 register to "0" (data in the UiTB register)

26.7.2 UART Mode

Set the UiERE bit (i=0 to 4) in the UiC1 register after setting the UiMR register.

26.7.3 Special Mode 1 (I^2C Mode)

To generate the start condition, stop condition or restart condition, set the STSPSEL bit in the UiSMR4 register to "0" first. Then, change each condition generating bit (the STAREQ bit, STPREQ bit or RSTAREQ bit) setting from "0" to "1" after going through a half cycle of the transfer clock.

26.8 A/D Converter

- Set the AD0CON0 (bit 6 excluded), AD0CON1, AD0CON2, AD0CON3, and AD0CON4 registers while the A/D conversion is stopped (before a trigger is generated).

- Wait a minimum of 1µs before starting the A/D conversion when changing the VCUT bit setting in the AD0CON1 register from "0" (V_{REF} no connection) to "1" (V_{REF} connection).
  Change the VCUT bit setting from "1" to "0" after the A/D conversion is completed.

- Insert capacitors between the AV_{CC} pin, V_{REF} pin, analog input pin ANij (i=none, 0, 2, 15; j=0 to 7) and AV_{SS} pin to prevent latch-ups and malfunctions due to noise, and to minimize conversion errors. The same applies to the V_{CC} and V_{SS} pins. Figure 26.4 shows the use of capacitors to reduce noise.



ANi: ANi, $AN_{0}i$, $AN_{15}i$ and $AN_{2}i$ (i=0 to 7)

NOTES:
1. C1≥0.47µF, C2≥0.47µF, C3≥100pF, C4≥0.1µF, C5≥0.1µF (reference)
2. Use thick and shortest possible wiring to connect capacitors.

Figure 26.3 Use of Capacitors to Reduce Noise

- Set the bit in the port direction register, which corresponds to the pin being used as the analog input, to "0" (input mode). Set the bit in the port direction register, which corresponds to the $\overline{ADTRG}$ pin, to "0" (input mode) if the TRG bit in the AD0CON0 register is set to "1" (external trigger).

- When generating a key input interrupt, do not use the AN_4 to AN_7 pins as analog input pins (key input interrupt request is generated when the A/D input voltage becomes "L").

- The ϕ_{AD} frequency must be 16MHz or less. When the sample and hold function is not activated, the ϕ_{AD} frequency must be 250 kHz or more. If the sample and hold function is activated, the ϕ_{AD} frequency must be 1MHz or more.

- Set the CH2 to CH0 bits in the AD0CON0 register or the SCAN1 and SCAN0 bits in the AD0CON1 register to re-select analog input pins when changing A/D conversion mode.

- $AV_{CC} = V_{REF} = V_{CC}$,
  A/D input voltage (for AN_0 to AN_7, $AN0_0$ to $AN0_7$, and $AN2_0$ to $AN2_7$, $AN15_0$ to $AN15_7$, ANEX0, and ANEX1) $\leq V_{CC}$.

- Wrong values are stored in the AD0i register (i=0 to 7) if the CPU reads the AD0i register while the AD0i register stores results from a completed A/D conversion. This occurs when the CPU clock is set to a divided main clock or a sub clock.
  In one-shot mode or single sweep mode, read the corresponding AD0i register after verifying that the A/D conversion has been completed. The IR bit in the AD0IC register determines the completion of the A/D conversion.
  In repeat mode, repeat sweep mode 0, repeat sweep mode 1, multi-port single sweep mode, and multi-port repeat sweep mode 0, use an undivided main clock as the CPU clock.

- Conversion results of the A/D converter are indeterminate if the ADST bit in the AD0CON0 register is set to "0" (A/D conversion stopped) and the conversion is forcibly terminated by program during the A/D conversion. The AD0i register not performing the A/D conversion may also be indeterminate.
  If the ADST bit is changed to "0" by program, during the A/D conversion, do not use any values obtained from the AD0i registers.

- External triggers cannot be used in DMAC operating mode. Do not read the AD00 register by program.

- Do not perform the A/D conversion in wait mode.

- Set the MCD4 to MCD0 bits in the MCD register to "10010_2" (no division) if using the sample and hold function.

- Do not acknowledge any interrupt requests, even if generated, before setting the ADST bit, if the A/D conversion is terminated by setting the ADST bit in the AD0CON0 register to "0" (A/D conversion stopped) while the microcomputer is A/D converting in single sweep mode.

26.9 Intelligent I/O

26.9.1 Register Setting

Operations, controlled by the values written to the G1BT, G1BCR1, G1TMCR0 to G1TMCR7, G1TPR6, G1TPR7, G1TM0 to G1TM7, G1POCR0 to G1POCR7, G1PO0 to G1PO7, G1FS and G1FE registers, are affected by the count source (f_{BT1}) set in the BCK1 and BCK0 bits in the G1BCR0 register.
Set the BCK1 and BCK0 bits before setting the G1BT, G1BCR1, G1TMCR0 to G1TMCR7, G1TPR6, G1TPR7, G1TM0 to G1TM7, G1POCR0 to G1POCR7, G1PO0 to G1PO7, G1FS and G1FE registers.

Operations, controlled by the values written to the G0RI and G1RI, G0TO and G1TO, G0CR and G1CR, G0RB and G1RB, G0MR and G1MR, G0EMR and G1EMR, G0ETC and G1ETC, G0ERC and G1ERC, G0IRF, G1IRF, G0TB and G1TB, G0CMP0 to G0CMP3, G1CMP0 to G1CMP3, G0MSK0 and G0MSK1, G1MSK0 and G1MSK1, G0TCRC and G1TCRC, G0RCRC and G1RCRC registers are affected by the transfer clock.
Set trasfer clock before setting the G0RI and G1RI, G0TO and G1TO, G0CR and G1CR, G0RB and G1RB, G0MR and G1MR, G0EMR and G1EMR, G0ETC and G1ECT, G0ERC and G1ERC, G0IRF and G1IRF, G0TB and G1TB, G0CMP0 to G0CMP3, G1CMP0 to G1CMP3, G0MSK0 and G0MSK1, G1MSK0 and G1MSK1, G0TCRC and G1TCRC, G0RCRC and G1RCRC registers.

26.10 Programmable I/O Ports

• Because ports $P7_2$ to $P7_5$, $P8_0$, and $P8_1$ have three-phase PWM output forced cutoff function, they are affected by the three-phase motor control timer function and the $\overline{NMI}$ pin when these ports are set for output functions (port output, timer output, three-phase PWM output, serial I/O output, intelligent I/O output).
Table 26.4 shows the INVC0 register setting, the $\overline{NMI}$ pin input level and the state of output ports.

Table 26.3 INVC0 Register and the $\overline{NMI}$ Pin

Setting Value of the INVC0 Register		Signal level Applied to the NMI Pin	$P7_2$ to $P7_5$, $P8_0$, $P8_1$ Pin States (When Setting Them as Output Pins)
INV02 Bit	INV03 Bit		
0 (Not Using the Three-Phase Motor Control Timer Functions)	-	-	Provides functions selected by the PS1, PSL1, PSC, PS2, PSL2 registers
1 (Using the Three-Phase Motor Control Timer Functions)	0 (Three-Phase Motor Control Timer Output Disabled)	-	High-impedance state
	1 (Three-Phase Motor Control Timer Output Enabled)(1)	H	Provides functions selected by the PS1, PSL1, PSC, PS2, PSL2 registers
		L (Forcibly Terminated)	High-impedance state

NOTE:
1. The INV03 bit is set to "0" after a low-level ("L") signal is applied to the $\overline{NMI}$ pin.

• The availability of pull-up resistors is indeterminate until internal power voltage stabilizes, if the RESET pin is held "L".

• The input threshold voltage varies between programmable I/O ports and peripheral functions. Therefore, if the lelvel of the voltage applied to a pin shared by both programmable I/O ports and peripheral functions is not within the recommended operating condition, V_{IH} and V_{IL} (neither "H" nor "L"), the level may vary depending on the programmable ports and peripheral functions.

26.11 Flash Memory Version

26.11.1 Boot Mode

I/O pins may not be placed in high-impedance states until internal voltage stabilizes, when power is turned on in boot mode. Use the following procedure to turn on power in boot mode.

1) Apply an low-level ("L") signal to the $\overline{\text{RESET}}$ and the CNVSS pin
2) Wait a minimum of 2 ms after VCC reaches 2.7V or above (until internal voltage stabilizes)
3) Apply a high-level ("H") signal to the CNVSS pin
4) Apply an "H" signal to the $\overline{\text{RESET}}$ pin (reset exited)

26.12 Noise

Connect a bypass capacitor (0.1µF or more) between VCC and VSS by shortest path, using thick wires.

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP144-20x20-0.50	PLQP0144KA-A	144P6Q-A / FP-144L / FP-144LV	1.2g





NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	19.9	20.0	20.1
E	19.9	20.0	20.1
A_2	—	1.4	—
H_D	21.8	22.0	22.2
H_E	21.8	22.0	22.2
A	—	—	1.7
A_1	0.05	0.1	0.15
b_p	0.17	0.22	0.27
b_1	—	0.20	—
c	0.09	0.145	0.20
c_1	—	0.125	—
θ	0°	—	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.10
Z_D	—	1.25	—
Z_E	—	1.25	—
L	0.35	0.5	0.65
L_1	—	1.0	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP100-14x14-0.50	PLQP0100KB-A	100P6Q-A / FP-100U / FP-100UV	0.6g





NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A_2	—	1.4	—
H_D	15.8	16.0	16.2
H_E	15.8	16.0	16.2
A	—	—	1.7
A_1	0.05	0.1	0.15
b_p	0.15	0.20	0.25
b_1	—	0.18	—
c	0.09	0.145	0.20
c_1	—	0.125	—
θ	0°	—	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z_D	—	1.0	—
Z_E	—	1.0	—
L	0.35	0.5	0.65
L_1	—	1.0	—

Register Index

D

F

G

I

M

O

P

R

T

U

W

X

Y

REVISION HISTORY	M32C/88 Group(M32C/88T) Hardware Manual

Rev.	Date	Description	
		Page	Summary
1.10	**Oct., 05**		New Document

RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER
HARDWARE MANUAL
M32C/88 Group (M32C/88T)

Publication Data : Rev.1.10 Oct. 18, 2005

Published by : Sales Strategic Planning Div.
Renesas Technology Corp.

M32C/88 Group (M32C/88T)
Hardware Manual



Renesas Technology Corp.
2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan