HD74LV166A

Parallel-Load 8-bit Shift Register

REJ03D0321–0300Z
(Previous ADE-205-268A (Z))
Rev.3.00
Jun. 04, 2004

Description

The HD74LV166A is 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low.

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- V_{CC} = 2.0 V to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_O (Max.) = 5.5 V (@V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Output current ±6 mA (@V_{CC} = 3.0 V to 3.6 V), ±12 mA (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV166AFPEL	SOP–16 pin(JEITA)	FP–16DAV	FP	EL (2,000 pcs/reel)
HD74LV166ARPEL	SOP–16 pin(JEDEC)	FP–16DNV	RP	EL (2,500 pcs/reel)
HD74LV166ATELL	TSSOP–16 pin	TTP–16DAV	T	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Function Table

Inputs						Internal outputs		Output
$\overline{CLR}$	SH/$\overline{LD}$	CLK INH	CLK	SER	A ... H	QA	QB	QH
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q_{A0}	Q_{B0}	Q_{H0}
H	L	L	↑	X	a ... h	a	b	h
H	H	L	↑	H	X	H	Q_{An}	Q_{Gn}
H	H	L	↑	L	X	L	Q_{An}	Q_{Gn}
H	X	H	↑	X	X	Q_{A0}	Q_{B0}	Q_{H0}

Note: H: High level
L: Low level
↑: Low to high transition
X: Immaterial
a ... h: Parallel data
Q_{A0} ... Q_{H0}: Outputs remain unchanged.
Q_{An} ... Q_{Gn}: Data shifted from the previous stage on a positive edge at the clock input.

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	–0.5 to 7.0	V	
Input voltage range*[1]	V_I	–0.5 to 7.0	V	
Output voltage range*[1, 2]	V_O	–0.5 to V_{CC} + 0.5	V	Output: H or L
		–0.5 to 7.0		V_{CC}: OFF
Input clamp current	I_{IK}	–20	mA	V_I < 0
Output clamp current	I_{OK}	±50	mA	V_O < 0 or V_O > V_{CC}
Continuous output current	I_O	±25	mA	V_O = 0 to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	±50	mA	
Maximum power dissipation at Ta = 25°C (in still air)*[3]	P_T	785	mW	SOP
		500		TSSOP
Storage temperature	Tstg	–65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	2.0	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	H or L
Output current	I_{OH}	—	–50	µA	V_{CC} = 2.0 V
		—	–2	mA	V_{CC} = 2.3 to 2.7 V
		—	–6		V_{CC} = 3.0 to 3.6 V
		—	–12		V_{CC} = 4.5 to 5.5 V
	I_{OL}	—	50	µA	V_{CC} = 2.0 V
		—	2	mA	V_{CC} = 2.3 to 2.7 V
		—	6		V_{CC} = 3.0 to 3.6 V
		—	12		V_{CC} = 4.5 to 5.5 V
Input transition rise or fall rate	Δt /Δv	0	200	ns/V	V_{CC} = 2.3 to 2.7 V
		0	100		V_{CC} = 3.0 to 3.6 V
		0	20		V_{CC} = 4.5 to 5.5 V
Operating free-air temperature	Ta	–40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



DC Electrical Characteristics

Ta = –40 to 85°C

Item	Symbol	V_{CC} (V)*	Min	Typ	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.0	1.5	—	—	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	—	—		
		3.0 to 3.6	$V_{CC} \times 0.7$	—	—		
		4.5 to 5.5	$V_{CC} \times 0.7$	—	—		
	V_{IL}	2.0	—	—	0.5		
		2.3 to 2.7	—	—	$V_{CC} \times 0.3$		
		3.0 to 3.6	—	—	$V_{CC} \times 0.3$		
		4.5 to 5.5	—	—	$V_{CC} \times 0.3$		
Output voltage	V_{OH}	Min to Max	V_{CC} – 0.1	—	—	V	I_{OL} = –50 µA
		2.3	2.0	—	—		I_{OL} = –2 mA
		3.0	2.48	—	—		I_{OL} = –6 mA
		4.5	3.8	—	—		I_{OL} = –12 mA
	V_{OL}	Min to Max	—	—	0.1		I_{OL} = 50 µA
		2.3	—	—	0.4		I_{OL} = 2 mA
		3.0	—	—	0.44		I_{OL} = 6 mA
		4.5	—	—	0.55		I_{OL} = 12 mA
Input current	I_{IN}	0 to 5.5	—	—	±1	µA	V_I = 5.5 V or GND
Quiescent supply current	I_{CC}	5.5	—	—	20	µA	$V_I = V_{CC}$ or GND, I_O = 0
Output leakage current	I_{OFF}	0	—	—	5	µA	V_I or V_O = 0 V to 5.5 V
Input capacitance	C_{IN}	3.3	—	1.7	—	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

V_{CC} = 2.5 ± 0.2 V

Item	Symbol	Ta = 25°C Min	Typ	Max	Ta = –40 to 85°C Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)
Maximum clock frequency	fmax	50	80	—	45	—	MHz	C_L = 15 pF		
		40	65	—	35	—		C_L = 50 pF		
Propagation delay time	t_{PLH}/t_{PHL}	—	12.2	19.8	1.0	22.0	ns	C_L = 15 pF	CLK	Q_H
		—	15.3	23.3	1.0	26.0		C_L = 50 pF		
	t_{PHL}	—	10.8	16.0	1.0	18.0		C_L = 15 pF	$\overline{CLR}$	
		—	14.2	19.5	1.0	22.0		C_L = 50 pF		
Setup time	t_{su}	6.0	—	—	7.0	—	ns		$\overline{CLR}$ inactive before CLK ↑	
		7.0	—	—	7.0	—			CLK INH before CLK ↑	
		6.5	—	—	8.5	—			Data before CLK ↑	
		7.0	—	—	8.5	—			SH/$\overline{LD}$ high before CLK ↑	
		8.5	—	—	9.5	—			SER before CLK ↑	
Hold time	t_h	–0.5	—	—	0.0	—	ns		PAR data after SH/$\overline{LD}$ ↑	
		–0.5	—	—	0.0	—			SER data after CLK ↑	
		–0.5	—	—	0.0	—			SH/LD high after CLK ↑	
Pulse width	t_w	8.0	—	—	9.0	—	ns		$\overline{CLR}$ low	
		8.5	—	—	9.0	—			CLK H or L	

V_{CC} = 3.3 ± 0.3 V

Item	Symbol	Ta = 25°C Min	Typ	Max	Ta = –40 to 85°C Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)
Maximum clock frequency	fmax	65	115	—	55	—	MHz	C_L = 15 pF		
		60	90	—	50	—		C_L = 50 pF		
Propagation delay time	t_{PLH}/t_{PHL}	—	8.6	15.4	1.0	18.0	ns	C_L = 15 pF	CLK	Q_H
		—	10.9	18.9	1.0	21.5		C_L = 50 pF		
	t_{PHL}	—	7.9	12.5	1.0	15.0		C_L = 15 pF	$\overline{CLR}$	
		—	10.4	16.3	1.0	18.5		C_L = 50 pF		
Setup time	t_{su}	4.0	—	—	4.0	—	ns		$\overline{CLR}$ inactive before CLK ↑	
		5.0	—	—	5.0	—			CLK INH before CLK ↑	
		5.0	—	—	6.0	—			Data before CLK ↑	
		5.0	—	—	6.0	—			SH/$\overline{LD}$ high before CLK ↑	
		5.0	—	—	6.0	—			SER before CLK ↑	
Hold time	t_h	0.0	—	—	0.0	—	ns		PAR data after SH/$\overline{LD}$ ↑	
		0.0	—	—	0.0	—			SER data after CLK ↑	
		0.0	—	—	0.0	—			SH/LD high after CLK ↑	
Pulse width	t_w	6.0	—	—	7.0	—	ns		$\overline{CLR}$ low	
		6.0	—	—	7.0	—			CLK H or L	

Switching Characteristics (cont)

V_{CC} = 5.0 ± 0.5 V

Item	Symbol	Ta = 25°C Min	Typ	Max	Ta = –40 to 85°C Min	Max	Unit	Test Conditions	FROM (Input)	TO (Output)
Maximum clock frequency	fmax	110	165	—	90	—	MHz	C_L = 15 pF		
		95	125	—	85	—		C_L = 50 pF		
Propagation delay time	t_{PLH}/t_{PHL}	—	6.0	9.9	1.0	11.5	ns	C_L = 15 pF	CLK	Q_H
		—	7.7	11.9	1.0	13.5		C_L = 50 pF		
	t_{PHL}	—	5.4	8.6	1.0	10.0		C_L = 15 pF	$\overline{CLR}$	
		—	6.9	10.6	1.0	12.0		C_L = 50 pF		
Setup time	t_{su}	3.5	—	—	3.5	—	ns		$\overline{CLR}$ inactive before CLK ↑	
		3.5	—	—	3.5	—			CLK INH before CLK ↑	
		4.5	—	—	4.5	—			Data before CLK ↑	
		4.0	—	—	4.0	—			SH/$\overline{LD}$ high before CLK ↑	
		4.0	—	—	4.0	—			SER before CLK ↑	
Hold time	t_h	1.0	—	—	1.0	—	ns		PAR data after SH/$\overline{LD}$ ↑	
		1.0	—	—	1.0	—			SER data after CLK ↑	
		1.0	—	—	1.0	—			SH/LD high after CLK ↑	
Pulse width	t_w	5.0	—	—	5.0	—	ns		$\overline{CLR}$ low	
		4.0	—	—	4.0	—			CLK H or L	

Operating Characteristics

C_L = 50 pF

Item	Symbol	V_{CC} (V)	Ta = 25°C Min	Typ	Max	Unit	Test Conditions
Power dissipation capacitance	C_{PD}	3.3	—	36.1	—	pF	f = 10 MHz
		5.0	—	37.5	—		

Test Circuit



Note: C_L includes the probe and jig capacitance.

Waveforms



Notes: 1. Input waveform: PRR ≤ 1 MHz, Zo = 50 Ω, t_r ≤ 3 ns, t_f ≤ 3 ns
2. The output are measured one at a time with one transition per measurement.

Package Dimensions

As of January, 2003
Unit: mm



*Ni/Pd/Au plating

Package Code	FP-16DAV
JEDEC	—
JEITA	Conforms
Mass (reference value)	0.24 g

As of January, 2003

Unit: mm



Package Code	FP-16DNV
JEDEC	Conforms
JEITA	Conforms
Mass (reference value)	0.15 g

*Ni/Pd/Au plating

As of January, 2003

Unit: mm



Package Code	TTP-16DAV
JEDEC	—
JEITA	—
Mass (reference value)	0.05 g

*Ni/Pd/Au plating

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Colophon .1.0