RENESAS HD74LV166A

Parallel-Load 8-bit Shift Register

REJ03D0321–0300Z (Previous ADE-205-268A (Z)) Rev.3.00 Jun. 04, 2004

Description

The HD74LV166A is 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low.

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V}$ to 5.5 V operation
- All inputs V_{IH} (Max.) = 5.5 V (@V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Output current $\pm 6 \text{ mA}$ (@V_{CC} = 3.0 V to 3.6 V), $\pm 12 \text{ mA}$ (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
SOP-16 pin(JEITA)	FP–16DAV	FP	EL (2,000 pcs/reel)
SOP-16 pin(JEDEC)	FP–16DNV	RP	EL (2,500 pcs/reel)
TSSOP-16 pin	TTP–16DAV	Т	ELL (2,000 pcs/reel)
	SOP-16 pin(JEITA) SOP-16 pin(JEDEC)	SOP-16 pin(JEITA)FP-16DAVSOP-16 pin(JEDEC)FP-16DNV	AbbreviationSOP-16 pin(JEITA)FP-16DAVSOP-16 pin(JEDEC)FP-16DNVRP

Note: Please consult the sales office for the above package availability.



HD74LV166A

Function Table

Inputs						Internal	outputs	Output
CLR	SH/LD	CLK INH	CLK	SER	ΑΗ	QA	QB	QH
L	Х	Х	Х	Х	Х	L	L	L
Н	Х	L	L	Х	Х	Q _{A0}	Q_{B0}	Q _{H0}
Н	L	L	\uparrow	Х	a h	а	b	h
Н	Н	L	\uparrow	Н	Х	Н	Q _{An}	Q_{Gn}
Н	Н	L	\uparrow	L	Х	L	Q _{An}	Q_{Gn}
Н	Х	Н	\uparrow	Х	Х	Q _{A0}	Q_{B0}	Q _{H0}

Note: H: High level

L: Low level

 \uparrow : Low to high transition


X: Immaterial

a ... h: Parallel data

Q_{A0} ... Q_{H0}: Outputs remain unchanged.

 $Q_{An} \dots Q_{Gn}$: Data shifted from the previous stage on a positive edge at the clock input.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	–0.5 to 7.0	V	
Input voltage range*1	VI	–0.5 to 7.0	V	
Output voltage range*1, 2	Vo	–0.5 to V _{CC} + 0.5	V	Output: H or L
		–0.5 to 7.0		V _{CC} : OFF
Input clamp current	I _{IK}	-20	mA	V ₁ < 0
Output clamp current	I _{ОК}	±50	mA	$V_{\rm O}$ < 0 or $V_{\rm O}$ > $V_{\rm CC}$
Continuous output current	lo	±25	mA	$V_{O} = 0$ to V_{CC}
Continuous current through	$I_{CC} \text{ or } I_{GND}$	±50	mA	
V _{CC} or GND				
Maximum power dissipation at	PT	785	mW	SOP
Ta = 25°C (in still air)* ³		500		TSSOP
Storage temperature	Tstg	–65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 5.5 V maximum.


3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	2.0	5.5	V	
Input voltage range	VI	0	5.5	V	
Output voltage range	Vo	0	V _{CC}	V	H or L
Output current	I _{OH}	_	-50	μA	$V_{CC} = 2.0 V$
		_	-2	mA	V_{CC} = 2.3 to 2.7 V
		_	-6		$V_{CC} = 3.0$ to 3.6 V
		_	-12		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
	I _{OL}	_	50	μA	$V_{CC} = 2.0 V$
		_	2	mA	V_{CC} = 2.3 to 2.7 V
		_	6		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		_	12		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		0	100		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		0	20		$V_{CC} = 4.5$ to 5.5 V
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



Rev.3.00 Jun. 04, 2004 page 4 of 9



DC Electrical Characteristics

Ta = -40 to $85^{\circ}C$

Item	Symbol	V _{cc} (V)*	Min	Тур	Мах	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	_	—	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	_	—		
		3.0 to 3.6	$V_{CC} \times 0.7$	_	—		
		4.5 to 5.5	$V_{CC} \times 0.7$	—	—		
	VIL	2.0	_	_	0.5		
		2.3 to 2.7	—	—	$V_{CC} \times 0.3$		
		3.0 to 3.6	—	—	$V_{CC} \times 0.3$		
		4.5 to 5.5	—	—	$V_{CC} \times 0.3$		
Output voltage	V _{OH}	Min to Max	$V_{CC} - 0.1$		_	V	$I_{OL} = -50 \ \mu A$
		2.3	2.0		_		$I_{OL} = -2 \text{ mA}$
		3.0	2.48		_		$I_{OL} = -6 \text{ mA}$
		4.5	3.8		_		$I_{OL} = -12 \text{ mA}$
	V _{OL}	Min to Max	_	_	0.1		I _{OL} = 50 μA
		2.3	_		0.4		$I_{OL} = 2 \text{ mA}$
		3.0	_	_	0.44		$I_{OL} = 6 \text{ mA}$
		4.5	—	—	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	_	_	±1	μA	$V_1 = 5.5 \text{ V or GND}$
Quiescent supply	Icc	5.5	_	_	20	μΑ	$V_I = V_{CC}$ or GND, $I_O = 0$
current							
Output leakage current	I _{OFF}	0	_	_	5	μA	V_1 or $V_0 = 0$ V to 5.5 V
Input capacitance	CIN	3.3	_	1.7	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.



Switching Characteristics

		Ta = 2	25°C		Ta = -	-40 to 85°C		Test	FROM	$V_{CC} = 2.5 \pm 0.2 \text{ V}$ TO
Item	Symbol	Min	Тур	Max	Min	Мах	Unit	Conditions	(Input)	(Output)
Maximum clock	fmax	50	80	_	45		MHz	$C_L = 15 \text{ pF}$	_	
frequency		40	65		35	—	_	$C_L = 50 \text{ pF}$	_	
Propagation	t _{PLH} /t _{PHL}	—	12.2	19.8	1.0	22.0	ns	$C_L = 15 \text{ pF}$	CLK	Q _H
delay time		_	15.3	23.3	1.0	26.0	_	$C_L = 50 \text{ pF}$	_	
	t _{PHL}	—	10.8	16.0	1.0	18.0	_	$C_L = 15 \text{ pF}$	CLR	
		_	14.2	19.5	1.0	22.0	_	$C_L = 50 \text{ pF}$	_	
Setup time	t _{su}	6.0	—	—	7.0	_	ns		CLR ina CLK ↑	ctive before
		7.0			7.0		-		CLK INH	I before CLK ↑
		6.5			8.5		-		Data be	fore CLK ↑
		7.0	—	—	8.5	—	_		SH/LD h ↑	igh before CLK
		8.5			9.5		-		SER bet	ore CLK ↑
Hold time	t _h	-0.5			0.0	_	ns		PAR dat	a after SH/ <u>LD</u> ↑
		-0.5			0.0				SER dat	a after CLK ↑
		-0.5	_	_	0.0	_			SH/LD h	igh after CLK ↑
Pulse width	tw	8.0	_	_	9.0	_	ns		CLR low	1
		8.5	_	_	9.0	_			CLK H c	or L

		Ta = 2	25°C		Ta = –	40 to 85°C		Test	FROM	TO
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	fmax	65	115		55	_	MHz	C∟ = 15 pF		
frequency		60	90		50	_	_	$C_L = 50 \text{ pF}$	_	
Propagation	t _{PLH} /t _{PHL}	_	8.6	15.4	1.0	18.0	ns	C∟ = 15 pF	CLK	Q _H
delay time		_	10.9	18.9	1.0	21.5	_	$C_L = 50 \text{ pF}$	_	
	t _{PHL}	—	7.9	12.5	1.0	15.0	_	$C_L = 15 \text{ pF}$	CLR	
		_	10.4	16.3	1.0	18.5	_	$C_L = 50 \text{ pF}$	_	
Setup time	t _{su}	4.0	—	—	4.0	—	ns		CLR inacti CLK ↑	ve before
		5.0		_	5.0	_	-			efore CLK ↑
		5.0		_	6.0	_	-		Data befor	e CLK ↑
		5.0	_	_	6.0	—	_		SH/ <u>LD</u> hig ↑	h before CLK
		5.0	_		6.0	_	_		SER befor	e CLK ↑
Hold time	t _h	0.0	_	_	0.0	_	ns		PAR data	after SH/ <u>LD</u> ↑
		0.0	_		0.0		-		SER data	after CLK ↑
		0.0	_	—	0.0	_	-		SH/LD hig	h after CLK ↑
Pulse width	tw	6.0	_	_	7.0	_	ns		CLR low	
		6.0	_	_	7.0	_	-		CLK H or	L

 $V_{CC}=3.3\pm0.3~V$




		Ta = 2	25°C		Ta = -	–40 to 85°C		Test	FROM	$V_{CC} = 5.0 \pm 0.5 \ V$ TO
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	fmax	110	165		90		MHz	$C_L = 15 \text{ pF}$	_	
frequency		95	125		85	_		$C_L = 50 \text{ pF}$		
Propagation	t _{PLH} /t _{PHL}	_	6.0	9.9	1.0	11.5	ns	$C_L = 15 \text{ pF}$	CLK	Q _H
delay time		_	7.7	11.9	1.0	13.5	_	$C_L = 50 \text{ pF}$	_	
	t _{PHL}	—	5.4	8.6	1.0	10.0	_	$C_L = 15 \text{ pF}$	CLR	
		_	6.9	10.6	1.0	12.0	_	$C_L = 50 \text{ pF}$	_	
Setup time	t _{su}	3.5	_	_	3.5	—	ns		CLR ina CLK ↑	ctive before
		3.5	_		3.5		-		CLK INH	I before CLK ↑
		4.5	_	_	4.5		_		Data be	fore CLK ↑
		4.0		—	4.0		_		SH/LD h ↑	high before CLK
		4.0	_		4.0		-		SER be	fore CLK ↑
Hold time	t _h	1.0			1.0		ns		PAR dat	ta after SH/ LD ↑
		1.0	_	_	1.0	_	_		SER dat	ta after CLK ↑
		1.0	_		1.0		-		SH/LD h	nigh after CLK ↑
Pulse width	tw	5.0	_		5.0	_	ns		CLR low	1
		4.0	_		4.0	_			CLK H o	or L

Operating Characteristics

 $C_L = 50 \text{ pF}$

			Ta = 25°C				
Item	Symbol	Vcc (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C _{PD}	3.3	_	36.1	_	pF	f = 10 MHz
		5.0	—	37.5	—		


Test Circuit






HD74LV166A

Waveforms





Package Dimensions





HD74LV166A





RENESAS

Rev.3.00 Jun. 04, 2004 page 9 of 9

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for unter loss resu

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .1.0

http://www.renesas.com