Ordering number : EN*A0965 Preliminary



SANYO Semiconductors DATA SHEET

LC877696B,LC877680B LC877664B,LC877648B

CMOS IC Internal 96K/80K/64K/48K-byte ROM 4096-byte RAM

8-bit 1-chip Microcontroller

Overview

The LC877600B series are an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 96K-48Kbyte ROM, 4K-byte RAM, an LCD controller/driver, a sophisticated 16-bit timer/counter (may be divided into 8-bit timers), a 16-bit timer (may be divided into 8-bit timers or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a day and time counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), a 12-bit 12-channel AD converter, two 12-bit PWM channels, a high-speed clock counter, a system clock frequency divider, a small signal detector, an infrared remote controller receiver function, and a 23-source 10-vector interrupt feature.

Features

■ROM

- 98304 × 8bits (LC877696B)
- 81920 × 8bits (LC877680B)
- 65536 × 8bits (LC877664B)
- 49152 × 8bits (LC877648B)

■RAM

• 4096×9 bits

■Minimum Bus Cycle Time

83.3ns (12MHz)
 125ns (8MHz)
 250ns (4MHz)
 30.5μs (32.768kHz)
 VDD=3.0 to 5.5V (target value)
 VDD=2.5 to 5.5V (target value)
 VDD=2.2 to 5.5V (target value)
 VDD=1.7 to 5.5V (target value)

Note: The bus cycle time here refers to the ROM read speed.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

■Minimum Instruction Cycle Time (tCYC)

250ns (12MHz)
 375ns (8MHz)
 750ns (4MHz)
 91.5μs(32.768kHz)
 VDD=3.0 to 5.5V (target value)
 VDD=2.5 to 5.5V (target value)
 VDD=2.2 to 5.5V (target value)
 VDD=1.7 to 5.5V (target value)

■Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 23 (P1n, P30 to P31, P70 to P73, P8n, XT2)

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

• Normal withstand voltage input port 1 (XT1)

• LCD ports

Segment output 32 (S00 to S31)
Common output 4 (COM0 to COM3)
Bias terminals for LCD driver 3 (V1 to V3)

Other functions

Input/output ports 32 (PAn, PBn, PCn, PDn,)

Input ports 7 (PLn)

• Dedicated oscillator ports 2 (CF1, CF2)

• Reset pins 1 (RES)

• Power pins 6 (V_{SS}1 to V_{SS}3, V_{DD}1 to V_{DD}3)

■LCD Controller

- 1) Seven display modes are available (static, 1/2, 1/3, 1/4 duty \times 1/2, 1/3 bias)
- 2) Segment output and common output can be switched to general-purpose input/output ports
- ■Small Signal Detection (MIC signals etc)
 - 1) Counts pulses with the level which is greater than a preset value
 - 2) 2-bit counter

■Timers

• Timer 0: 16-bit timer/counter with capture registers.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with 8-bit capture registers)

+ 8-bit counter (with 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with 16-bit capture registers)

Mode 3: 16-bit counter (with 16-bit capture registers)

• Timer 1: 16-bit timer that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
- 2) Interrupts programmable in 5 different time schemes
- Day and time counter
 - 1) Used with a base timer, the day and time counter can be used as a 65000 day + minute + second counter.

■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real-time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- ■AD Converter: 12 bits × 12 channels
- ■PWM: Multi frequency 12-bit PWM × 2 channels
- ■Infrared Remote Control Receiver Circuit
 - 1) Noise reduction function
 - (Time constant of noise reduction filter: approx. 120µs, when selecting a 32.768kHz crystal oscillator as a reference clock.)
 - 2) X'tal HOLD mode cancellation function
- ■Watchdog Timer
 - External RC watchdog timer
 - Interrupt and reset signals selectable
- ■Clock Output Function
 - 1) Can output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, or 1/64 as system clock.
 - 2) Can output the source oscillation clock for the sub clock.

■Interrupts Source Flags

- 23 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/remote control receiver
4	0001BH	H or L	INT3/base timer 0/base timer 1
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/MIC/T6/T7/PWM4, PWM5
10	0004BH	H or L	Port 0/T4/T5

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
 - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address
- ■Subroutine Stack Levels: 2048 levels maximum (The stack is allocated in RAM.)
- High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
12 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)
24 bits ÷ 16 bits
12 tCYC execution time)

■Oscillation Circuits

- RC oscillation circuit (internal): For system clock
- CF oscillation circuit: For system clock, with internal Rf and external Rd
- Crystal oscillation circuit: For low-speed system clock, with internal Rf and external Rd
- Multifrequency RC oscillation circuit (internal): For system clock
 - 1) Adjustable in $\pm 4\%$ (typ) increments from the selected center frequency.
 - 2) Measures the frequency of the source oscillation clock using the input signal from XT1 as the reference.

■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■System Clock Multiplier Function

 Allows the 2 or 3 times the clock frequency to be selected when the crystal oscillation output is used as the system clock.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. (Some parts of the serial transfer function stops operation.)
 - 1) Oscillation is not stopped automatically.
 - 2) Canceled by a system reset or occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, X'tal, and multifrequency RC oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INTO, INT1, and INT2, pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and infrared remote controller circuit.
 - 1) The CF, RC, and multifrequency RC oscillators automatically stop operation
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, and INT2 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit
 - (5) Having an interrupt source established in the infrared remote control receiver circuit

■On-chip Debugger function

• Supports software debugging with the IC mounted on the target board.

■Package Form

QFP80(14×14): Lead-free type
TQFP80J(12×12): Lead-free type

■Development Tools

• On-chip debugger: TCB87-TypeB + LC87F76C8A

■Flash ROM Programming Board

Package	Programming Board
QFP80(14×14)	W87F71256QF
TQFP80J(12×12)	W87F71256SQ


■Same Package and Pin Assignment as Flash ROM Version

- 1) LC877600 series options can be specified by using flash ROM data. Thus the board used for mass production can be used for debugging and evaluation without modifications.
- 2) If the program for the mask ROM version is used, the size of the available ROM/RAM spaces is the same as that of the mask ROM version.

Package Dimensions

unit: mm (typ)


3255




Package Dimensions

unit: mm (typ)

3290




Pin Assignment



SANYO: QFP80(14×14) "Lead-free Type" SANYO: TQFP80J(12×12) "Lead-free Type"

System Block Diagram



Pin Description

Pin Name	I/O			De	scription				Option			
V _{SS} 1 V _{SS} 2	-	- power supply	pin						No			
V _{SS} 3												
V _{DD} 1	-	+ power supply	pin						No			
V_{DD}^2												
V _{DD} 3												
PORT0	I/O	• 8-bit I/O port							Yes			
P00 to P07	1	I/O specifiable	in 4-bit units									
-00 10 F07		Pull-up resistor	ors can be turne	d on and off in 4-	bit units.							
		• Input for HOL	D release									
		• Input for port () interrupt									
		 Shared pins 										
		P00: UART1 t										
		P01: UART1 r										
				ck/subclock sele	ctable)							
		P06: Timer 6 t										
DODT1	I/O	P07: Timer 7 t • 8-bit I/O port	oggie output						Yes			
PORT1	1/0	I/O specifiable	in 1-hit units						162			
P10 to P17		-		d on and off in 1-	bit units							
		Shared pins		a on and on	u							
		P10: SIO0 dat	a output									
			ta input/bus I/O									
		P12: SIO0 clo	ck I/O									
		P13: SIO1 dat	a output									
		P14: SIO1 dat	a input/bus I/O									
		P15: SIO1 clo	ck I/O									
		P16: Timer 1 I	PWML output									
			WMH output/be	eper output								
PORT3	I/O	• 2-bit I/O port							Yes			
P30 to P31		I/O specifiable		1	1.50							
		*	ors can be turne	d on and off in 1-	bit units.							
		Shared pins P30: PWM4 o	utnut									
		P31: PWM5 o										
PORT7	I/O	• 4-bit I/O port	аграг						No			
	- "0	I/O specifiable	e in 1-bit units									
P70 to P73		-		d on and off in 1-	bit units.							
		Shared pins										
			ut/HOLD release	e input/timer 0L o	apture input/wat	chdog timer outp	ut					
		P71: INT1 inp	ut/HOLD release	e input/timer 0H	capture input							
		P72: INT2 inp	ut/HOLD release	e input/timer 0 ev	ent input/timer 0	L capture input/						
			ed clock counter	•								
		1	,	*	input/timer 0H c	apture input/						
			emote control re	•								
				8 (P70), AN9 (P7	1)							
		 Interrupt ackn 	owledge type					7				
					D:-: 0							
			Rising	Falling	Rising & Falling	H level	L level					
				_	Falling			-				
		INTO	enable	enable	Falling disable	enable	enable	-				
				_	Falling			-				

Continued from preceding page.

Pin Name	I/O	Description	Option
PORT8	I/O	• 8-bit I/O port	No
P80 to P87	1	I/O specifiable in 1-bit units	
		Shared pins	
		AD converter input ports: AN0 to AN7	
		Small signal detector input port: MICIN (P87)	
S0/PA0 to	I/O	Segment output for LCD	No
S7/PA7		Can be used as general-purpose I/O port (PA)	
S8/PB0 to	I/O	Segment output for LCD	No
S15/PB7		Can be used as general-purpose I/O port (PB)	
S16/PC0 to	I/O	Segment output for LCD	No
S23/PC7		Can be used as general-purpose I/O port (PC)	
S24/PD0 to	I/O	Segment output for LCD	No
S31/PD7		Can be used as general-purpose I/O port (PD)	
COM0/PL0 to	I/O	Common output for LCD	No
COM3/PL3		Can be used as general-purpose input port (PL)	
V1/PL4 to	I/O	LCD drive bias power supply	No
V3/PL6		Can be used as general-purpose input port (PL)	
		Shared pins	
RES	Input	Reset pin	No
XT1	Input	32.768kHz crystal oscillator input pin	No
		Shared pins	
		General-purpose input port	
		Must be connected to V _{DD} 1 if not to be used.	
		AD converter input port: AN10	
XT2	I/O	32.768kHz crystal oscillator output pin	No
		Shared pins	
		General-purpose I/O port	
		Must be set for oscillation and kept open if not to be used.	
		AD converter input port: AN11	
CF1	Input	Ceramic resonator input pin	No
CF2	Output	Ceramic resonator output pin	No

Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P31	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
S0/PA0 to S31/PD7	-	No	CMOS	Programmable
COM0/PL0 to COM3/PL3	-	No	Input only	No
V1/PL4 to V3/PL6	-	No	Input only	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note: Programmable pull-up resistors for port 0 are controlled in 4 bit units (P00 to 03, P04 to 07).

*1 Connect the IC as shown below to minimize the noise input to the $V_{DD}1$ pin. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, and $V_{SS}3$ pins.



*2 The internal memory is sustained by V_{DD}1. If none of V_{DD}2 and V_{DD}3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

	Parameter	Cymbol	Pin/Remarks	Conditions			Specifi	cation	
	raiaillelei	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply age	V _{DD} max	$V_{DD}1, V_{DD}2, V_{DD}3$	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+6.5	
Sup LCE	oply voltage for	VLCD	V1/PL4, V2/PL5, V3/PL6	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		V _{DD}	
Inpu	ut voltage	V _I (1)	• Port L • XT1, CF1, RES			-0.3		V _{DD} +0.3	V
-	ut/output age	V _{IO} (1)	Ports 0, 1, 3, 7, 8Ports A, B, C, DXT2			-0.3		V _{DD} +0.3	
	Peak output current	IOPH(1)	Ports 0, 1	CMOS output selected Per applicable pin		-10			
		IOPH(2)	Port 3	CMOS output selected Per applicable pin		-20			
		IOPH(3)	Ports 71 to 73	Per applicable pin		-5			
		IOPH(4)	Ports A, B, C, D	Per applicable pin		-5			
	Average	IOMH(1)	Ports 0, 1	CMOS output selected		-7.5			
	output current (Note 1-1)	IOMH(2)	Port 3	Per applicable pin CMOS output selected Per applicable pin		-15			
rent		IOMH(3)	Ports 71 to 73	Per applicable pin Per applicable pin		2			
cď		IOMH(4)	Ports A, B, C, D	Per applicable pin		-3			
It but	Total autaut	` '				-3			
00	Total output current	ΣΙΟΑH(1)	Ports 0, 1, 31	Total of currents at all applicable pins		-25			
High level output current	Current	ΣΙΟΑΗ(2)	Port 30	Total of currents at all		-15			
Ξ		ΣΙΟΑΗ(3)	Ports 0, 1, 3	applicable pins Total of currents at all					
		210A11(3)	Foits 0, 1, 3	applicable pins		-40			
		ΣΙΟΑΗ(4)	Ports 71 to 73	Total of currents at all					mA
1		(.)		applicable pins		-5			
1		ΣΙΟΑΗ(5)	Ports A, B	Total of currents at all		0.5			
1				applicable pins		-25			
1		ΣΙΟΑΗ(6)	Ports C, D	Total of currents at all		-25			
1				applicable pins		25			
		ΣΙΟΑΗ(7)	Ports A, B, C, D	Total of currents at all applicable pins		-45			
	Peak output	IOPL(1)	Ports 0, 1	Per applicable pin				20	
	current	IOPL(2)	Port 3	Per applicable pin				30	
Low level output current		IOPL(3)	• Ports 7, 8 • XT2	Per applicable pin				10	
tput		IOPL(4)	Ports A, B, C, D	Per applicable pin				10	
no le	Average	IOML(1)	Ports 0, 1	Per applicable pin				15	
leve	output current	IOML(2)	Port 3	Per applicable pin				20	
Low	(Note 1-1)	IOML(3)	• Ports 7, 8 • XT2	Per applicable pin				7.5	
1		IOML(4)	Ports A, B, C, D	Per applicable pin				7.5	

Note 1-1: Average output current refers to the average of output currents measured for a period of 100ms.

Continued from preceding page.

	Parameter	meter Symbol Pin/Remarks		Conditions	Conditions		Specifi	cation	
	Farameter	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	Total output current	ΣIOAL(1)	Ports 0, 1, 31	Total of currents at all applicable pins				45	
ţ		ΣIOAL(2)	Port 30	Total of currents at all applicable pins				45	
t curren		ΣIOAL(3) Ports 0, 1, 3 Total of currents at all applicable pins			80				
Low level output current		ΣIOAL(4)	• Ports 7, 8 • XT2	Total of currents at all applicable pins				20	mA
ow leve		ΣIOAL(5)	Ports A, B	Total of currents at all applicable pins				45	
_		ΣIOAL(6)	Ports C, D	Total of currents at all applicable pins				45	
		ΣIOAL(7)	Ports A, B, C, D	Total of currents at all applicable pins				80	
Ma	aximum power	Pd max	QFP80(14×14)	Ta=-40 to +85°C				289.51	mW
dis	ssipation		TQFP80J(12×12)					236.74	mvv
	perating ambient	Topr				-40		+85	· °C
	orage ambient mperature	Tstg				-55		+125	

Note 1-1: Average output current refers to the average of output currents measured for a period of 100 ms.

Allowable Operating Range at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Danamatan	Oh. al	Dia /Damada	O a malitica ma			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=V _{DD} 3	0.237μs≤tCYC≤200μs		3.0		5.5	
supply voltage	V _{DD} (2)		0.356μs≤tCYC≤200μs		2.5		5.5	
	V _{DD} (3)		0.712μs≤tCYC≤200μs		2.2		5.5	
	V _{DD} (4)		10μs≤tCYC≤200μs		1.7		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode		1.5		5.5	
High level input voltage	V _{IH} (1)	Ports 0, 3, 8Ports A, B, C, DPort L	Output disabled	1.7 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Port 1 Ports 71 to 73 Port 70 port input/ interrupt side	Output disabled When INT1VTSL=0 (P71only)	1.7 to 5.5	0.3V _{DD} +0.7		V _{DD}	V
	V _{IH} (3)	Port 71 interrupt side	Output disabled When INT1VTSL=1	1.7 to 5.5	0.85V _{DD}		V _{DD}	
	V _{IH} (4)	Port 87 small signal input side	Output disabled	1.7 to 5.5	0.75V _{DD}		V _{DD}	
	V _{IH} (5)	Port 70 watchdog timer side	Output disabled	1.7 to 5.5	0.9V _{DD}		V _{DD}	
	V _{IH} (6)	XT1, XT2, CF1, RES		1.7 to 5.5	0.75V _{DD}		V_{DD}	

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions			Specific		
	,			V _{DD} [V]	min	typ	max	uni
Low level input voltage	V _{IL} (1)	Ports 0, 3, 8Ports A, B, C, D	Output disabled	4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		• Port L		2.2 to 4.0	VSS		0.2V _{DD}	
	VIL(²⁾	• Port 1 • Ports 71 to 73	Output disabled When INT1VTSL=0	4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		Port 70 port input/ interrupt side	(P71 only)	1.7 to 4.0	V _{SS}		0.2V _{DD}	V
	V _{IL} (3)	Port 71 interrupt side	Output disabled When INT1VTSL=1	1.7 to 5.5	V _{SS}		0.45V _{DD}	V
	V _{IL} (4)	Port 87 small signal input side	Output disabled	1.7 to 5.5	V _{SS}		0.25V _{DD}	
	V _{IL} (5)	Port 70 watchdog timer side	Output disabled	1.7 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		1.7 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.237		200	
time				2.5 to 5.5	0.356		200	
(Note 2-1)				2.2 to 5.5	0.712		200	μs
				1.7 to 5.5	10		200	
External system	FEXCF(1)	CF1	CF2 pin open	3.0 to 5.5	0.1		12	
clock frequency	, ,		System clock frequency	2.5 to 5.5	0.1		8	
			division ratio=1/1 • External system clock DUTY50±5%	2.2 to 5.5	0.1		4	
			CF2 pin open	3.0 to 5.5	0.2		24.4	
			System clock frequency	2.5 to 5.5	0.2		16	
			division ratio=1/2	2.2 to 5.5	0.2		8	
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See figure 1.	3.0 to 5.5		12		
(Note 2-2)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See figure 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See figure 1.	2.2 to 5.5		4		МН
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FmVMRC(1)		Multifrequency RC source oscillation VMRAJ2 to 0=4, VMFAJ2 to 0=0, When VMSL4M=0	2.2 to 5.5		10		
	FmVMRC(2)		Multifrequency RC source oscillation VMRAJ2 to 0=4, VMFAJ2 to 0=0, When VMSL4M=1	2.2 to 5.5		4		
	FsX'tal	XT1, XT2	• 32.768kHz crystal oscillation • See figure 2.	1.7 to 5.5		32.768		kH
Multifrequency	OpVMRC(1)		When VMSL4M=0	2.2 to 5.5	8	10	12	
RC oscillation usable range	OpVMRC(2)		When VMSL4M=1	2.2 to 5.5	3.5	4	4.5	MH
Multifrequency	VmADJ(1)		VMRAJn 1STEP (Wide range)	2.2 to 5.5	8	24	64	
RC oscillation adjustment	VmADJ(2)		VMFAJn 1STEP (Narrow range)	2.2 to 5.5	1	4	8	%

Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-2: See Tables 1 and 2 for the oscillation constants.

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

			40 C 10 +63 C, VSS1 =	· 55-	1000		ation	
Parameter	Symbol	Pin/Remarks	Conditions	V D.O.		Specifica		**
Libert Level Const.	1 (4)	- D-#- 0 4 0 7 0	- Outrook disable d	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	• Ports 0, 1, 3, 7, 8 • Ports A, B, C, D • Port L	Output disabled Pull-up resistor off V _{IN} =V _{DD} (including output Tr's off leakage current)	1.7 to 5.5			1	
	I _{IH} (2)	RES	V _{IN} =V _{DD}	1.7 to 5.5			1	
	I _{IH} (3)	XT1, XT2	When configured as input ports VIN=VDD	1.7 to 5.5			1	
	I _{IH} (4)	CF1	V _{IN} =V _{DD}	1.7 to 5.5			15	
	I _{IH} (5)	Port 87 small signal	V _{IN} =VBIS+0.5V	4.5 to 5.5	4.2	8.5	15	
		input side	(VBIS denotes bias voltage)	1.7 to 4.5	1.5	5.5	10	
Low level input current	I _{IL} (1)	• Ports 0, 1, 3, 7, 8 • Ports A, B, C, D • Port L	Output disabled Pull-up resistor off VIN=VSS (including output Tr's off leakage current)	1.7 to 5.5	-1			μΑ
	I _{IL} (2)	RES	V _{IN} =V _{SS}	1.7 to 5.5	-1			
	I _{IL} (3)	XT1, XT2	When configured as input ports VIN=VSS	1.7 to 5.5	-1			
	IIL(4)	CF1	V _{IN} =V _{SS}	1.7 to 5.5	-15			
	I _{IL} (5)	Port 87 small signal	V _{IN} =VBIS-0.5V	4.5 to 5.5	-15	-8.5	-4.2	
		input side	(VBIS denotes bias voltage)	1.7 to 4.5	-10	-5.5	-1.5	
High level output	V _{OH} (1)	CMOS output ports	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	0, 1	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	CMOS output ports	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (5)	30, 31	I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (6)		I _{OH} =-1mA	2.2 to 5-5	V _{DD} -0.4			
	V _{OH} (7)	Ports 71 to 73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (8)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (9)	Ports A, B, C, D	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (10)		I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (11)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	• Ports 0, 1	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	• Port 3 (PWM4, 5	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	function output mode)	I _{OL} =1mA	2.2 to 5.5			0.4	V
	V _{OL} (4)	Port 3	I _{OL} =30mA	4.5 to 5.5			1.5	·
	V _{OL} (5)	(Port function output	I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (6)	mode)	I _{OL} =2.5mA	2.2 to 5.5			0.4	
	V _{OL} (7)	• Ports 7, 8	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (8)	• XT2	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (9)	Ports A, B, C, D	I _{OH} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (10)		I _{OL} =1mA	2.2 to 5.5			0.4	
LCD output voltage deviation	VODLS	S0 to S31	I _O =0mA VLCD, 2/3VLCD 1/3VLCD level output See Fig. 8.	2.2 to 5.5	0		±0.2	
	VODLC	COM0 to COM3	I _O =0mA VLCD, 2/3VLCD 1/2VLCD, 1/3VLCD level output See Fig. 8.	2.2 to 5.5	0		±0.2	
LCD bias resistor	RLCD(1)	Resistance per one bias resister	See Fig. 8.	2.2 to 5.5		60		
	RLCD(2)	Resistance per one bias resister 1/2 resistance mode	See Fig. 8.	2.2 to 5.5		30		kΩ

Continued from preceding page.

Danamatan	O. washa ad	Pin/Remarks	O an alisia na		Specification			
Parameter	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit
Pull-up MOS Tr.	Rpu(1)	• Ports 0, 1, 3, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	1.0
resistance	Rpu(2)	• Ports A, B, C, D		2.2 to 4.5	18	50	150	kΩ
Hysteresis voltage	VHYS(1)	• Ports 1, 7 • RES		2.2 to 5.5		0.1V _{DD}		.,
	VHYS(2)	Port 87 small signal input side		2.2 to 5.5		0.1V _{DD}		V
Pin capacitance	CP	All pins	V _{IN} =V _{SS} for pins other than that under test f=1MHz Ta=25°C	1.7 to 5.5		10		pF
Input sensitivity	Vsen	Port 87 small signal input side		2.2 to 5.5	0.12V _{DD}			Vp-p

Serial I/O Characteristics at Ta = -40 °C to +85 °C, $V_SS1 = V_SS2 = V_SS3 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	_	Parameter	Symbol	Pin/Remarks	Conditions			Specifi	cation	
		arameter	Symbol	Fill/Remarks	Cortations	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	×	Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			2.2 to 5.5	1			40)/0
Serial clock	ul		tSCKHA(1)		Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2)		4			tCYC
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig. 6.		4/3			
	ock	Low level pulse width	tSCKL(2)				1/2			tSCK
	Output clock	High level pulse width	tSCKH(2)			2.2 to 5.5	1/2			.55.1
			tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	 Must be specified with respect to rising edge of SIOCLK 	0.01.55	0.03			
Serial	Da	ta hold time	thDI(1)		• See Fig. 6.	2.2 to 5.5	0.03			
	clock	Output delay time	tdDO(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	μs
Serial output	Input clock		tdDO(2)		Synchronous 8-bit mode (Note 4-1-3)	2.2 to 5.5			1tCYC +0.05	·
Seria	Serial out		tdDO(3)						(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous transmission/reception mode, a time from SI0RUN being set when serial clock is "H" to the first falling edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	Ь	arameter	Symbol	Pin/Remarks	Conditions			Speci	fication	
	Р	arameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig.6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
Serial clock	lnp	High level pulse width	tSCKH(3)	_			1			tCYC
	ock	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		tSCK
		High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Data setup time		tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK. See Fig. 6.	001155	0.03			
Serial	Data hold time		thDI(2)			2.2 to 5.5	0.03			
Serial output	Output delay time		tdDO(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V

D	0	Dia /Danasalas	Can disiana			Spe	cification	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72)	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	1.7 to 5.5	1			
			Interrupt source flag can be set. Event inputs for timer 0 are enabled.	• Event inputs for timer 0 are 1.7 to 5.5				
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	1.7 to 5.5	64			tCYC
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	1.7 to 5.5	256			
	tPIH(5) tPIL(5)	MICIN(P87)	The pulses can be counted by the small signal sensor/counter.	1.7 to 5.5	1			
	tPIH(6) tPIL(6)	RMIN(P73)	The pulses can be recognized as signals by the infrared remote control receiver circuit.	2.2 to 5.5	3			RMCK (Note5-1)
	tPIL(7)	RES	Resetting is enabled.	1.7 to 5.5	2000			μs

Note 5-1: RMCK denotes the frequency of the base clock (1tCYC to 128tCYC/subclock source oscillation frequency) for the infrared remote control receiver circuit

AD Converter Characteristics at $V_{SS}1 = V_{SS}2 = 0V$

<12-bit AD conversion mode at Ta = -30°C to +85°C> (To be determined after evaluation)

Parameter	0	Pin/Remarks	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80)		3.0 to 5.5		12		bit
Absolute	ET	to AN7(P87), AN8(P70), AN9(P71),	(Note 6-1)	3.0 to 5.5			±16	- 20
accuracy			(Note 6-1) Ta=-10 to 50°C	4.0 to 5.5	32		115	LSB
Conversion	TCAD	AN10(XT1)	See "Conversion time calculation method". (Note 6-2)	3.0 to 5.5	64		115	
time		AN11(XT2)		3.0 to 5.5	V _{SS}		V_{DD}	
			See "Conversion time calculation method". (Note 6-2) Ta=-10 to 50°C	3.0 to 5.5			1	μs
Analog input voltage range	VAIN			3.0 to 5.5	-1			V
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5		12		4
input current	IAINL		VAIN=V _{SS}		-1			μА

<8-bit AD conversion mode at Ta =-30 to +85°C>

Doromotor	Cumbal	Pin/Remarks	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P10) to		2.0 to 5.5		8		bit
Absolute	ET(1)	AN7(P17),	Specified with tCAD(1) (Note 6-1)	3.0 to 5.5			±1.5	1.00
accuracy	ET(2)	AN8(P70),	Specified with tCAD(2) (Note 6-1)	2.0 to 5.5			±4.0	LSB
Conversion	tCAD(1)	AN9(Internal reference voltage)	See "Conversion time calculation	4.0 to 5.5	20		90	
time		reference verage,	method". (Note 6-2)	3.0 to 5.5	40		90	μs
	tCAD(2)		Ta=-10 to +55°C See "Conversion time calculation method". (Note 6-2)	2.0 to 5.5	7.48	7.66	8.26	ms
			See "Conversion time calculation method". (Note 6-2)	3.0 to 5.5	7.48	7.66	8.26	
Analog input voltage range	VAIN			2.0 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	2.0 to 5.5			1	μА
input current	IAINL		VAIN=V _{SS}	2.0 to 5.5	-1			

<Conversion time calculation method>

12-bit AD conversion mode: TCAD (conversion time) = $((52/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$ 8-bit AD conversion mode: TCAD (conversion time) = $((32/(\text{division ratio})) + 2) \times (1/3) \times \text{tCYC}$

<Recommended Operating Conditions>

External	Supply Voltage	System Clock	Cycle Time	AD Frequency	Conversion Time (TCAD)		
oscillator FmCF[MHz]	Range V _{DD} [V]	Division (SYSDIV)	tCYC	Division Ratio (ADDIV)	12-bit AD	8-bit AD	
400411-	4.0 to 5.5	1/1	250ns	1/8	34.8μs	21.5µs	
12MHz	3.0 to 5.5	1/1	250ns	1/16	69.5μs	42.8μs	
20.700111-	2.0 to 5.5	1/1	91.5μs	1/8	-	7.86ms	
32.768kHz	3.0 to 5.5	1/1	250μs	1/8	-	7.86ms	

Note 6-1: The quantization error ($\pm 1/2LSB$) is excluded from the absolute accuracy value. The absolute accuracy refers to the accuracy that is measured while there is no change in the I/O state of the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital-conversion-value corresponding to the analog input value is loaded in the required register.

The conversion time becomes twice the normal value in the following cases:

- The AD conversion is carried out in the 12-bit AD conversion mode for the first time after a system reset.
- The AD conversion is carried out for the first time after the AD conversion mode is switched from 8-bit to 12-bit AD conversion mode.

Consumption Current Characteristics at $Ta = -20^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

(To be determined after evaluation)

Parameter	Symbol	Pin/Rema	Conditions			Specific	cation	
i arameter	Symbol	rks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode System clock set to 12MHz side	4.5 to 5.5		8.0	17.2	
(Note 7-1)	IDDOP(2)		Internal RC oscillation stopped Multifrequency RC oscillation stopped 1/1 frequency division ratio	3.0 to 3.6		4.1	9.8	
	IDDOP(3)		FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		5.5	12.6	
	IDDOP(4)		System clock set to 8MHz side Internal RC oscillation stopped	3.0 to 3.6		2.8	7.1	
	IDDOP(5)		Multifrequency RC oscillation stopped 1/1 frequency division ratio	2.5 to 3.0		2.3	5.7	
	IDDOP(6)		FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.0	7.2	
	IDDOP(7)		System clock set to 4MHz side Internal RC oscillation stopped	3.0 to 3.6		1.5	3.8	
	IDDOP(8)		Multifrequency RC oscillation stopped 1/2 frequency division ratio	2.2 to 3.0		1.2	3.0	mA
	IDDOP(9)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		0.6	1.5	
	IDDOP(10)		System clock set to internal RC oscillation	3.0 to 3.6		0.3	0.7	
	IDDOP(11)		Multifrequency RC oscillation stopped 1/2 frequency division ratio	2.2 to 3.0		0.2	0.6	
	IDDOP(12)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode Internal RC oscillation stopped	4.5 to 5.5		6.9	15.8	
	IDDOP(13)		System clock set to 10MHz multifrequency RC oscillation 1/1 frequency division ratio	3.0 to 3.6		1.4	8.3	
	IDDOP(14)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		3.4	7.2	
	IDDOP(15)		Internal RC oscillation stopped System clock set to 4MHz multifrequency	3.0 to 3.6		1.4	5.0	
	IDDOP(16)		RC oscillation • 1/1 frequency division ratio	2.2 to 3.0		1.1	4.1	
	IDDOP(17)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		27.6	126.3	
	IDDOP(18)		System clock set to 32.768kHz side Internal RC oscillation stopped	3.0 to 3.6		9.2	74.2	μΑ
	IDDOP(19)		Multifrequency RC oscillation stopped 1/2 frequency division ratio	1.7 to 3.0		6.9	63.8	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued from preceding page.

Symbol	Remarks	Conditions	1/1201/1	min	tun	max	
			V _{DD} [V]	111111	typ	Шах	unit
IDDHALT(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	HALT mode FmCF=12MHz ceramic oscillation FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		2.7	6.2	
IDDHALT(2)		Internal RC oscillation stopped Multifrequency RC oscillation stopped	3.0 to 3.6		1.2	3.2	
IDDHALT(3)		HALT mode • FmCF=8MHz ceramic oscillation mode	4.5 to 5.5		2.0	12.6	
IDDHALT(4)		System clock set to 8MHz side	3.0 to 3.6		0.9	7.1	
IDDHALT(5)		Multifrequency RC oscillation stopped 1/1 frequency division ratio	2.5 to 3.0		0.7	5.7	
IDDHALT(6)		HALT mode • FmCF=4MHz ceramic oscillation mode	4.5 to 5.5		1.2	3.3	
IDDHALT(7)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 4MHz side Internal RC oscillation stopped	3.0 to 3.6		0.5	1.5	
IDDHALT(8)		Multifrequency RC oscillation stopped 1/2 frequency division ratio	2.2 to 3.0		0.4	1.1	mA
IDDHALT(9)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.3	0.3 0.8	
IDDHALT(10)		FmX'tal=32.768kHz crystal oscillation mode System clock set to internal RC oscillation Multifrague and RC oscillation stopped	3.0 to 3.6		0.13	0.4	
	_	1/2 frequency division ratio	2.2 to 3.0		0.10	0.3	
IDDHALI(12)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		2.6	6.0	
IDDHALT(13)		Internal RC oscillation stopped System clock set to 10MHz multifrequency RC oscillation 1/1 frequency division ratio	3.0 to 3.6		1.2	3.1	
IDDHALT(14)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		1.3	3.1	
IDDHALT(15)		Internal RC oscillation stopped	3.0 to 3.6		0.6	1.5	
IDDHALT(16)		oscillation • 1/1 frequency division ratio	2.2 to 3.0		0.5	1.2	
IDDHALT(17)		HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		20.2	114.6	
IDDHALT(18)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped	3.0 to 3.6		5.1	67.1	
IDDHALT(19)		Multifrequency RC oscillation stopped 1/2 frequency division ratio	1.7 to 3.0		3.5	57.9	
IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		0.14	35	μА
IDDHOLD(2)	_	1	3.0 to 3.6		0.03	28	
IDDHOLD(3)		(ехієгпаї сіоск тоде)	1.7 to 3.0		0.03	26	
IDDHOLD(4)	V _{DD} 1	Clock HOLD mode	4.5 to 5.5		17.5	125.3	
IDDHOLD(5)		CF1=V _{DD} or open	3.0 to 3.6		3.8	60	
	IDDHALT(2) IDDHALT(3) IDDHALT(4) IDDHALT(5) IDDHALT(6) IDDHALT(7) IDDHALT(10) IDDHALT(11) IDDHALT(12) IDDHALT(13) IDDHALT(14) IDDHALT(15) IDDHALT(16) IDDHALT(17) IDDHALT(17) IDDHALT(18) IDDHALT(19) IDDHALT(19) IDDHALT(19) IDDHALT(19) IDDHOLD(1) IDDHOLD(2) IDDHOLD(3) IDDHOLD(4)	=VDD2	FmCF=12MHz ceramic oscillation FmX*tal=32.768kHz crystal oscillation mode System clock set to 12MHz side. Internal RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped FmCF=8MHz ceramic oscillation mode FmX*tal=32.768kHz crystal oscillation mode FmX*tal=32.768kHz crystal oscillation mode FmX*tal=32.768kHz crystal oscillation mode System clock set to 8MHz side Internal RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation mode FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped 1/2 frequency division ratio Multifrequency RC oscillation stopped FmCF=0Hz (oscillation stopped 1/2 frequency division ratio Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped Multifrequency RC oscillation stopped System clock set to 10MHz multifrequency RC oscillation 1/1 frequency division ratio Multifrequency RC oscillation stopped FmX*tal=32.768kHz crystal oscillation mode FmCF=0Hz (oscillation stopped FmX*tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal RC oscillation stopped Multifrequency RC oscillation stopped Multi	EVDD2	IDDHALT(3)	IDDHALT(2)	IDDHALT(2)

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

UART (Full Duplex) Operating Conditions at Ta = -20 to +70°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Parameter	Cumphal	Pin/Remarks	Conditions	Spec			ication		
	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	UTX(P00), URX(P01)		2.2 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission mode)

Parity bits: None

Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



Example of 8-bit Data Reception Mode Processing (Receive Data=55H)



^{*} When using UART, set POLDDR (PODDR: BIT0) to "0"

Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal	Vendor	Oscillator Name		Circuit (Constant		Operating Voltage	Oscill Stabilizat	Domorko	
Frequency	Name		C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
12MHz	MURATA	CSTCE120G52-R0	(10)	(10)	OPEN	330	3.0 to 5.5	0.05	0.15	Built-in C1, C2
8MHz	MURATA	CSTLS8M00G53-B0	(15)	(15)	OPEN	680	2.5 to 5.5	0.05	0.15	Built-in
OIVITZ	WURATA	CSTCE8M00G52-R0	(10)	(10)	OPEN	330	2.5 to 5.5	0.05	0.15	C1, C2
4MHz	MUDATA	CSTLS4M00G53-B0	(15)	(15)	OPEN	1.5k	2.2 to 5.5	0.05	0.15	Built-in
4IVIHZ	MURATA	CSTCR4M00G53-R0	(15)	(15)	OPEN	1k	2.5 to 5.5	0.05	0.15	C1, C2

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal	Vendor Name	Oscillator Name		Circuit (Constant		Operating	Oscillation Stabilization Time		
Frequency			C3	C4	Rf2	Rd2	Voltage Range [V]	typ	max	Remarks
			[pF]	[pF]	$[\Omega]$	$[\Omega]$		[s]	[s]	
32.768kHz										

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Caution: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Determine the value of CRES and RRES so that the reset signal is present for a period of 200µs after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 LCD Bias Resistors

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2007. Specifications and information herein are subject to change without notice.