Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1. Description

The M306H1SFP is single-chip microcomputer using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 144-pin plastic molded QFP. This single-chip microcomputer operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, this is capable of executing instructions at high speed. This also features a built-in OSD display function and data slicer, making this correspondence to Teletext broadcasting service. This microcomputer is ROM less article, it can be used only at microprocessor mode.

1.1 Features

Memory capacity< ROM>ROM less	
<ram>5K bytes</ram>	
 Shortest instruction execution time 100 ns (f(XIN)=10 MHz) 	
• Supply voltage4.75 V to 5.25V(at f(XIN)=10 MHz)	
• Interrupts	tware
interrupt sources; 7 levels (Including key input interpretation)	errupt)
Multifunction 16-bit timer 5 output timers + 6 input timers	
Serial I/O5 channels	
UART/clock synchronous: 3	
Clock synchronous: 2	
DMAC2 channels (trigger: 24 sources)	
• A-D converter 8 bits X 8 channels (Expandable up to 10 channels	ls)
D-A converter8 bits X 2 channels	
CRC calculation circuit1 circuit	
Watchdog timer1 line	
Programmable I/O50 lines	
• Input port	
Chip select output3 lines	
Clock generating circuit2 built-in circuits	
(built-in feedback resistor, and external ceramic or c	rystal oscillator)
OSD function	5
Characters available	
Font RAM : 256 characters, SYRAM : 15 charact	ers
Data slicerFor PDC, VPS and VBI	

1.2 Applications

VCR, etc



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table of contents

1.	Description	1
	1.1 Features	1
	1.2 Applications	1
	1.3 Pin Configuration	3
	1.4 Block Diagram	4
	1.5 Performance Outline	5
2.	Operation of Functional Blocks	9
	2.1 Memory	9
	2.2 CPU	13
	2.3 Reset	16
	2.4 Processor Mode	20
	2.5 Clock Generating Circuit	31
	2.6 Protection	40
	2.7 Interrupt	41
	2.8 Watchdog Timer	
	2.9 DMAC	63
	2.10 Timer	73
	2.11 Serial I/O	91
	2.12 A-D Converter	132
	2.13 D-A Converter	
	2.14 CRC Calculation Circuit	144
	2.15 Expansion Function	146
	2.16 Programmable I/O	
3.	Usage Precaution	217
	Electrical Characteristic	
5.	Marking Figure	239
6.	Package Outline	240



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.3 Pin Configuration

Figures 1.3.1 shows the pin configuration (top view).




Figure 1.3.1 Pin configuration (top view)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.4 Block Diagram

Figure 1.4.1 is a block diagram of the M306H1SFP.




Figure 1.4.1 Block diagram of M306H1SFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

1.5 Performance Outline

Table 1.5.1 is a performance outline of M306H1SFP.

Table 1.5.1 Performance outline of M306H1SFP

	Item	Performance	
Number of ba	sic instructions	91 instructions	
Shortest instruction execution time		100ns (f(XIN)=10MHz)	
Memory	ROM	_	
capacity	RAM	5K bytes	
I/O port	P0 to P10 (except P85)	8 bits x 10, 7 bits x 1	
Input port	P85	1 bit x 1	
Output port	P11	9 bit x 1	
Multifunction	TA0, TA1, TA2, TA3, TA4	16 bits x 5	
timer	TB0, TB1, TB2, TB3, TB4, TB5	16 bits x 6	
Serial I/O	UARTO, UART1, UART2	(UART or clock synchronous) x 3	
	SI/O3, SI/O4	(Clock synchronous) x 2	
A-D converter	•	8 bits x (8 + 2) channels	
D-A converter	•	8 bits x 2 channels	
DMAC		2 channels (trigger: 24 sources)	
CRC calculati	on circuit	CRC-CCITT	
Watchdog tim	er	15 bits x 1 (with prescaler)	
Interrupt		25 internal and 8 external sources, 4 software sources, 7 levels	
Clock generating circuit		2 built-in clock generation circuits	
		(built-in feedback resistor, and external ceramic or crystal oscillator)	
Supply voltage		4.75 to 5.25V (f(XIN)=10MHz)	
Device configuration		CMOS high performance silicon gate	
Package		144-pin plastic mold QFP	
OSD function	OSD display RAM	2.75K Bytes (25 x 40 x 22-bit)	
	Font RAM	3.84K Bytes (12 x 10 x 256-bit)	
	SYRAM	260 Bytes (13 x 10 x 16-bit)	
	Screen composition	40 characters x 25 lines	
	Character composition	12 x 10 dots matrix	
	Character coloring	8 colors choices per character	
	Character Background coloring	8 colors choices per character	
	Background coloring	8 colors choices per screen	
	SYRAM color	8 colors choices per character	
	Character Background coloring	8 colors choices per character	
	Synchronous signal Video signal	PAL PAL	
Data slicer	Slice RAM	864 Bytes (48 x 18 x 8-bit)	
	VBIRAM	95 Bytes ((5 + 5 x 18) x 8-bit)	
	Data slicer	for PDC, VPS and VBI	
	Encoder	for VBI	

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.2 Pin Description

Pin name	Signal name	I/O type	Function	
Vcc, Vss	Power supply input		Supply 4.75 to 5.25 V to the Vcc pin. Supply 0 V to the Vss pin.	
CNVss	CNVss	Input	This pin switches between processor modes. Connect it to the Vcc pin when in microprocessor mode.	
RESET	Reset input	Input	A "L" on this input resets the microcomputer.	
XIN XOUT	Clock input Clock output	Input Output	These pins are provided for the main clock generating circuit. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.	
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L".	
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.	
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.	
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.	
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually.	
Do to D7	-	Input/output	When set as a separate bus, these pins input and output data (D0–D7).	
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as external interrupt pins as selected by software.	
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D8–D15).	
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0.	
Ao to A7		Output	These pins output 8 low-order address bits (A ₀ –A ₇).	
A0/D0 to A7/D7		Input/output	If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0–D7) and output 8 low-order address bits (A0–A7) separated in time by multiplexing.	
A0, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0).	
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.	
A8 to A15		Output	These pins output 8 middle-order address bits (A8–A15).	
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15).	
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.	
CS0, CS2, CS3, A16 to A19	,	Output Output	These pins output CS ₀ ,CS ₂ ,CS ₃ signals and A ₁₆ –A ₁₉ . CS ₀ ,CS ₂ ,CS ₃ are chip select signals used to specify an access space. A ₁₆ –A ₁₉ are 4 high- order address bits.	

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.3 Pin Description

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0.
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD,		Output Output Output Output Output Input Output	Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the ready state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. The port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P6 (P70 and P71 are N channel open-drain output). Pins in this port also function as timer A0–A3, timer B5 or UART2 I/O pins as selected by software.
P80 to P84, P86, P87, P85	I/O port P8	Input/output Input/output Input/output Input	P80 to P84, P86, and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from "H" to "L". The NMI function cannot be cancelled using software. The pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0–B4 input pins, D-A converter output pins, A-D converter extended input pins, or A-D trigger input pins as selected by software.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P104–P107 also function as input pins for the key input interrupt function.
VDD1	Power supply input		Digital power supply pin. Connect to +5 V.
VDD2	Power supply input		Analog power supply pin. Connect to +5 V.
VDD3	Power supply input		Analog power supply pin. Connect to +5 V.
CVIDEO1	Composite video output 1	Output	This is composite video signal output pin. Output 2 Vp-p composite video signal. In superimpose mode, this pin's signal consists of CVIN1 signal of the display range combined with the character output signal.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 1.5.4 Pin Description

Pin name	Signal name	I/O type	Function
CVIDEO2	Composite video output 2	Output	This is composite video signal output pin. Output 2 Vp-p composite video signal. This pin's signal consists of CVIN2 signal of vertical blanking erase interval combined with the VBI output signal.
SVREF	Synchronous slice level input	Input	When slice the vertical synchronous signal, input slice power.
CVIN1	Composite video signal input 1	Input	This pin inputs the external composite video signal. In superimpose mode, this pin's signal consists of it's composite video signal combined with the character output signal. Data slices this signal internally by setting.
SECAMIN	SECAM input	Input	Carrier input pin for SECAM.
CVIN2	Composite video signal input 2	Input	This pin inputs the external composite video signal. In VBI encode, this pin's signal consists of it's composite video signal combined with the VBI output signal. Data slices this signal internally by setting.
SYNCIN	Composite video signal	Input	This pin inputs the external composite video signal. Synchronous devides this signal internally.
HOR	input 3		Input digital horizontal synchronous signal (5 V).
LP1	Filter output 1	Output	This is filter output pin 1 (for display).
LP2	Filter output 2	Output	This is filter output pin 2 (for synchronous).
LP3	Filter output 3	Output	This is filter output pin 3 (for VBI, VPS).
LP4	Filter output 4	Output	This is filter output pin 4 (for PDC).
FSCIN	fsc input pin for synchronous signal generation	Input	Sub-carrier (fsc) input pin for synchronous signal generation.
VERT	Vertical synchronous signal input	Input	Digital vertical synchronous signal input (5 V).
P110 to P118	Output port P11	Output	This is a 9-bit output-only port. Pins in this port also function as EDO2, EDO1,CSYN,BLNK,B,G,R,GRAY,SLICEON output pins as selected by software.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2. Operation of Functional Blocks

The M306H0SFP accommodates certain units in a single chip. These units include RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, CRC calculation circuit, A-D converter, OSD circuit, Data slicer circuit, Data encode circuit and I/O ports.

The following explains each unit.

2.1 Memory

Figure 2.1.1 is a memory map of the M306H0SFP. The address space extends the 1M bytes from address 0000016 to FFFFF16. From address FFFFF16 down is ROM. In the M306H0SFP, can use from address from 0400016 to FFFFF16 as external ROM area. The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped to from address FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

5K bytes of internal RAM is mapped to from address 0040016 to 017FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to from address 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 2.1.2 to 2.1.4 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to from address FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.

Address 0180016 to 03FFF16 and address 2800016 to 2FFFF16 are reserved and cannot be used.




Figure 2.1.1 Memory map






Figure 2.1.2 Location of peripheral unit control registers (1)

034016	Timer B3, 4, 5 count start flag (TBSR)	038016	Count start flag (TABSR)
034116	Timer Bo, 4, 5 count start mag (TBOTt)	038116	Clock prescaler reset flag (CPSRF)
034216		038216	One-shot start flag (ONSF)
034316	Timer A1-1 register (TA11)	038316	Trigger select register (TRGSR)
034416	Time an AO A na nietan (TAOA)	038416	Up-down flag (UDF)
034516	Timer A2-1 register (TA21)	038516	
034616	Timer A44 register (TA44)	038616	Timer AO (TAO)
034716	Timer A4-1 register (TA41)	038716	Timer A0 (TA0)
034816	Reserved register	038816	Timer A1 (TA1)
034916	Reserved register	038916	Time: 7(1 (17(1)
034A16	Reserved register	038A ₁₆	Timer A2 (TA2)
034B ₁₆	Reserved register	038B ₁₆	·····•· · · · · · · · · · · · · · · · ·
034C16	Reserved register	038C ₁₆	Timer A3 (TA3)
034D16	Reserved register	038D16	(- /
034E16		038E16	Timer A4 (TA4)
034F16		038F16	, ,
035016	Timer B3 register (TB3)	039016	Timer B0 (TB0)
035116		039116	
035216	Timer B4 register (TB4)	039216 039316	Timer B1 (TB1)
035416		039416	
035516	Timer B5 register (TB5)	039516	Timer B2 (TB2)
035616		039616	Timer A0 mode register (TA0MR)
035716		039716	Timer A1 mode register (TA1MR)
035816		039816	Timer A2 mode register (TA2MR)
035916		039916	Timer A3 mode register (TA3MR)
035A16		039A ₁₆	Timer A4 mode register (TA4MR)
035B16	Timer B3 mode register (TB3MR)	039B ₁₆	Timer B0 mode register (TB0MR)
035C16	Timer B4 mode register (TB4MR)	039C ₁₆	Timer B1 mode register (TB1MR)
035D16	Timer B5 mode register (TB5MR)	039D ₁₆	Timer B2 mode register (TB2MR)
035E16	5 ()	039E ₁₆	
035F16	Interrupt cause select register (IFSR)	039F ₁₆	
036016	SI/O3 transmit/receive register (S3TRR)	03A016	UART0 transmit/receive mode register (U0MR)
036116		03A1 ₁₆	UART0 bit rate generator (U0BRG)
036216	SI/O3 control register (S3C)	03A216	UART0 transmit buffer register (U0TB)
036316	SI/O3 bit rate generator (S3BRG)	03A316	• ,
036416	SI/O4 transmit/receive register (S4TRR)	03A4 ₁₆	UART0 transmit/receive control register 0 (U0C0)
036516		03A516	UART0 transmit/receive control register 1 (U0C1)
036616	SI/O4 control register (S4C)	03A616	UART0 receive buffer register (U0RB)
036716	SI/O4 bit rate generator (S4BRG)	03A7 ₁₆	O (,
036816		03A816	UART1 transmit/receive mode register (U1MR)
036916		03A916	UART1 bit rate generator (U1BRG)
)36A16		03AA ₁₆ 03AB ₁₆	UART1 transmit buffer register (U1TB)
036B16		03AC16	UART1 transmit/receive control register 0 (U1C0)
036C ₁₆			UART1 transmit/receive control register 1 (U1C1)
)36E16		03AE16	
036F16		03AF16	UART1 receive buffer register (U1RB)
037016		03B0 ₁₆	UART transmit/receive control register 2 (UCON)
037116		03B1 ₁₆	(3001)
37216		03B216	
37316		03B3 ₁₆	
037416		03B416	
037516	UART2 special mode register 3(U2SMR3)	03B516	
037616	UART2 special mode register 2(U2SMR2)	03B616	
37716	UART2 special mode register (U2SMR)	03B7 ₁₆	
037816	UART2 transmit/receive mode register (U2MR)	03B816	DMA0 request cause select register (DM0SL)
37916	UART2 bit rate generator (U2BRG)	03B916	
)37A16		03BA ₁₆	DMA1 request cause select register (DM1SL)
)37B ₁₆	UART2 transmit buffer register (U2TB)	03BB16	
)37C16	UART2 transmit/receive control register 0 (U2C0)	03BC16	CRC data register (CRCD)
)37D16	UART2 transmit/receive control register 1 (U2C1)	03BD16	CRC data register (CRCD)
037E16	LIART2 receive buffer register (LI2RR)	03BE16	CRC input register (CRCIN)
37F16	UART2 receive buffer register (U2RB)	03BF16	

Figure 2.1.3 Location of peripheral unit control registers (2)

		1
03C016	A-D register 0 (AD0)	
03C1 ₁₆	Reserved register	
03C216 03C316	A-D register 1 (AD1) Reserved register	
03C416	A-D register 2 (AD2)	
03C516	Reserved register	
03C616	A-D register 3 (AD3)	
03C7 ₁₆	Reserved register	
03C8 ₁₆	A-D register 4 (AD4)	
03C916	Reserved register	
03CA ₁₆	A-D register 5 (AD5)	
03CB ₁₆	Reserved register	
03CC ₁₆	A-D register 6 (AD6)	
03CD ₁₆	Reserved register	
03CE16	A-D register 7 (AD7)	
03CF16	Reserved register	
03D0 ₁₆ 03D1 ₁₆		
03D116 03D216		1
03D216 03D316		1
03D416	A-D control register 2 (ADCON2)	1
03D516	D CONTROL TO SHOULD IN THE CONTROL	
03D616	A-D control register 0 (ADCON0)	†
03D7 ₁₆	A-D control register 1 (ADCON1)	†
03D816	D-A register 0 (DA0)	
03D916	, ,	
03DA ₁₆	D-A register 1 (DA1)	
03DB ₁₆		
03DC16	D-A control register (DACON)	
03DD16		
03DE ₁₆ 03DF ₁₆		
03E016	Port P0 (P0)	
03E116	Port P1 (P1)	
03E216	Port P0 direction register (PD0)	
03E316	Port P1 direction register (PD1)	
03E416	Port P2 (P2)	
03E516	Port P3 (P3)	
03E616	Port P2 direction register (PD2)	
03E7 ₁₆	Port P3 direction register (PD3)	
03E8 ₁₆	Port P4 (P4)	
03E916	Port P5 (P5)	
03EA16	Port P4 direction register (PD4)	
03EB16	Port P6 (P6)	
03EC ₁₆ 03ED ₁₆	Port P6 (P6) Port P7 (P7)	
03ED16	Port P6 direction register (PD6)	
03EF16	Port P7 direction register (PD7)	
03F016	Port P8 (P8)	
03F116	Port P9 (P9)	
03F216	Port P8 direction register (PD8)	
03F3 ₁₆	Port P9 direction register (PD9)	1
03F416	Port P10 (P10)	
03F5 ₁₆		
03F616	Port P10 direction register (PD10)	
03F7 ₁₆		
03F816		
03F916		
03FA16		
03FB16	Dull up control register 0 (DLIDO)	
03FC16	Pull-up control register 1 (PUR0)	
03FD ₁₆ 03FE ₁₆	Pull-up control register 1 (PUR1) Pull-up control register 2 (PUR2)	
	Port control register (PCR)	
U3FF16		Í.
03FF16	· · · · · · · · · · · · · · · · · · ·	•

Figure 2.1.4 Location of peripheral unit control registers (3)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.2 Central Processing Unit (CPU)

The CPU has 13 registers shown in Figure 2.2.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 2.2.1 Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 2.2.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

• Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

• Bits 8 to 11: Reserved area

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 2.2.2 Flag register (FLG)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.3 Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence.




Figure 2.3.1 Example reset circuit




Figure 2.3.2 Reset sequence



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.3.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 2.3.3 and 2.3.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 2.3.1 Pin status when RESET pin level is "L"

		1			
	Status				
Pin name	CNVss = Vcc				
	BYTE = Vss	BYTE = VCC			
P0	Data input (floating)	Data input (floating)			
P1	Data input (floating)	Input port (floating)			
P2, P3, P40 to P43	Address output (undefined)	Address output (undefined)			
P44	CS0 output ("H" level is output)	CS0 output ("H" level is output)			
P45 to P47	Input port (floating) (pull-up resistor is on)	Input port (floating) (pull-up resistor is on)			
P50	WR output ("H" level is output)	WR output ("H" level is output)			
P51	BHE output (undefined)	BHE output (undefined)			
P52	RD output ("H" level is output)	RD output ("H" level is output)			
P53	BCLK output	BCLK output			
P54	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)			
P55	HOLD input (floating)	HOLD input (floating)			
P56	ALE output ("L" level is output)	ALE output ("L" level is output)			
P57	RDY input (floating)	RDY input (floating)			
P6, P7, P80 to P84, P86, P87, P9, P10	Input port (floating)	Input port (floating)			
P110 to P118	Output port	Output port			
CVIDEO1, CVIDEO2	Output port	Output port			
CVIN1, CVIN2, SECAMIN, SVREF, SYNCIN, VERT, FSCIN	Input port	Input port			
LP1, LP2, LP3, LP4	Output port	Output port			

2.3.1 Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

			(0000)
Processor mode register 0 (Note)	(000416) 0016	Display RAM address control register	(020216) 0016
Processor mode register 1	(000516)		(020316) 0016
System clock control register 0	(000616)	Display RAM data control register	(020416) 0016
System clock control register 1	(000716)		(020516) 0016
Chip select control register	(000816) 0 0 0 0 0 0 1	Font RAM address control register	(020616) 0016
Address match interrupt enable register	(000916)		(020716) 0016
Protect register	(000A16)	Font RAM data control register	(020816) 0016
Watchdog timer control register	(000F16)··· 0 0 0 ? ? ? ? ?		(020916) 0016
Address match interrupt register 0	(001016) 0016	SYRAM address control register	(020A16)··· 0016
	(001116) 0016		(020B16)··· 0016
	(001216)	SYRAM data control register	(020C16) 0016
Address match interrupt register 1	(001416) 0016		(020D16) 0016
	(001516) 0016	Slice RAM address control register	(020E16) 0016
	(001616)		(020F16) 0016
DMA0 control register	(002C16) 0 0 0 0 0 ? 0 0	Slice RAM data control register	(021016) 0016
DMA1 control register	(003C ₁₆) 0 0 0 0 7 0 0		(021116) 0016
INT3 interrupt control register	(004416)	VBIRAM address control register	(021216) 0016
Timer B5 interrupt control register	(004516)		(021316) 0016
Timer B4 interrupt control register	(004616)	VBIRAM data control register	(021416) 0016
Timer B3 interrupt control register	(004716)		(021516) 0016
SI/O4 interrupt control register	(004816)	Address control register for expansion register	(021616) 0016
SI/O3 interrupt control register	(004916)	0 . 0	(021716) 0016
Bus collision detection interrupt	(004A16)	Data control register for expansion register	(021816) 0016
control register DMA0 interrupt control register	(004B16)	Data control register for expansion register	(021916) 0016
DMA1 interrupt control register	(004C ₁₆)	Humming 8/4	(021A16)··· 0016
Key input interrupt control register	(004D16)	Turning 0/4	(021B ₁₆)··· 00 ₁₆
A-D conversion interrupt control register	(004E16)	Humming 24/18	(021C ₁₆)··· 00 ₁₆
UART2 transmit interrupt control register			(021D ₁₆)··· 00 ₁₆
UART2 receive interrupt control register	(005016)		(021E16)··· 0016
UART0 transmit interrupt control register			(021F16)··· 0016
UART0 receive interrupt control register	(=====	Timer B3,4,5 count start flag	(034016) 0 0 0
UART1 transmit interrupt control register	. , , , , , , , , , , , , , , , , , , ,		(034816) 0016
UART1 receive interrupt control register	(005416)	Reserved register Reserved register	(034916) 0016
		-	(034A16)··· 0016
Timer A0 interrupt control register Timer A1 interrupt control register		Reserved register	(034B16)··· 0016
		Reserved register	
Timer A3 interrupt control register	(005716)	Timer B3 mode register	(222
Timer A4 interrupt control register	(005816)	Timer B4 mode register	(035C16) 0 0 ? 0 0 0 0
Timer A4 interrupt control register	(005916)	Timer B5 mode register	(035D16) 0 0 ? 0 0 0 0
Timer B0 interrupt control register	(005A ₁₆)	Interrupt cause select register	(035F16) 0016
Timer B1 interrupt control register	(005B16)	SI/O3 control register	(036216) 4016
Timer B2 interrupt control register	(005C16)	SI/O4 control register	(036616) 4016
INT0 interrupt control register	(005D16)	UART2 special mode register 2	(037616) 0016
INT1 interrupt control register	(005E ₁₆)	UART2 special mode register	(037716) 0016
INT2 interrupt control register	(005F ₁₆)	UART2 transmit/receive mode register	(037816) 0016
		UART2 transmit/receive control register 0	(037C ₁₆)
			(007D)
		UART2 transmit/receive control register 1	(037D ₁₆)···· 0 0 0 0 0 0 1 0

Figure 2.3.3 Device's internal status after a reset is cleared



Count start flag	(038016) 0016	D-A control register	(03DC16) 0016
Clock prescaler reset flag	(038116)	Port P0 direction register	(03E216)··· 0016
One-shot start flag	(038216) 0 0 0 0 0 0 0	Port P1 direction register	(03E316)··· 0016
Trigger select flag	(038316) 0016	Port P2 direction register	(03E616) 0016
Up-down flag	(038416) 0016	Port P3 direction register	(03E716) 0016
Timer A0 mode register	(039616) 0016	Port P4 direction register	(03EA ₁₆) 00 ₁₆
Timer A1 mode register	(039716) 0016	Port P5 direction register	(03EB ₁₆) 0016
Timer A2 mode register	(039816) 0016	Port P6 direction register	(03EE16) 0016
Timer A3 mode register	(039916) 0016	Port P7 direction register	(03EF16) 0016
Timer A4 mode register	(039A16)··· 0016	Port P8 direction register	(03F216) 0 0 0 0 0 0 0
Timer B0 mode register	(039B16) 0 0 ? X 0 0 0 0	Port P9 direction register	(03F316)··· 0016
Timer B1 mode register	(039C ₁₆) 0 0 ? X 0 0 0 0	Port P10 direction register	(03F616) 0016
Timer B2 mode register	(039D16) 0 0 ? 0 0 0 0	Pull-up control register 0	(03FC ₁₆) 00 ₁₆
UART0 transmit/receive mode register	(03A016)··· 0016	Pull-up control register 1(Note)	(03FD16) 0016
UART0 transmit/receive control register 0	(03A4 ₁₆) 0 0 0 0 1 0 0 0	Pull-up control register 2	(03FE16)··· 0016
UART0 transmit/receive control register 1	(03A5 ₁₆) 0 0 0 0 0 1 0	Port control register	(03FF16)··· 0016
UART1 transmit/receive mode register	(03A816)··· 0016	Data registers (R0/R1/R2/R3)	000016
UART1 transmit/receive control register 0	(03AC ₁₆) 0 0 0 0 1 0 0 0	Address registers (A0/A1)	000016
UART1 transmit/receive control register 1	(03AD ₁₆) 0 0 0 0 0 1 0	Frame base register (FB)	000016
UART transmit/receive control register 2	(03B016) 0 0 0 0 0 0 0	Interrupt table register (INTB)	0000016
DMA0 cause select register	(03B816)··· 0016	User stack pointer (USP)	000016
DMA1 cause select register	(03BA16)··· 0016	Interrupt stack pointer (ISP)	000016
A-D control register 2	(03D4 ₁₆) 0 0 0 0 0	Static base register (SB)	000016
A-D control register 0	(03D616) 0 0 0 0 0 ? ? ?	Flag register (FLG)	000016
A-D control register 1	(03D716)··· 0016		
	x : Nothing ? : Undefin	is mapped to this bit ed	
	The content of other registers and RAM must therefore be set.	is undefined when the microcompute	er is reset. The initial values
		·	i is reset. The illitial values

Figure 2.3.4 Device's internal status after a reset is cleared

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4 Processor Mode

(1) Types of Processor Mode

Processor mode can be used at microprocessor mode.

Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "2.4.1 Bus Settings" for details.)

(2) Setting Microprocessor Mode

Microprocessor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Set the processor mode bits to "112".

Regardless of the level of the CNVss pin, the processor mode bits can be changed by software. Therefore, never change the processor mode bits when changing the contents of other bits.

Applying Vcc to CNVss pin

The microcomputer starts to operate in microprocessor mode after being reset.

Figure 2.4.1 shows the processor mode register 0 and 1.

Figure 2.4.2 shows the memory maps applicable for microprocessor mode.






Figure 2.4.1 Processor mode registers




Figure 2.4.2 Memory maps applicable for microprosessor mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4.1 Bus settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 2.4.1 shows the factors used to change the bus settings.

Table 2.4.1 Factors for switching bus settings

Bus setting	Switching factor
Switching external address bus width	Bit 6 of processor mode register 0
Switching external data bus width	BYTE pin
Switching between separate and multiplex bus	Bits 4 and 5 of processor mode register 0

(1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to "1", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P40 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to "0", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

(2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is "L", the bus width is set to 16 bits; when "H", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to "H" or to "L".

(3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is "H", the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is "L", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.

When the separate bus is used for access, a software wait can be selected.

Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = "H"), the 8 bits from D₀ to D₇ are multiplexed with A₀ to A₇.

With a 16-bit data bus selected (BYTE pin = "L"), the 8 bits from D₀ to D₇ are multiplexed with A₁ to A₈. D₈ to D₁₅ are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.

The ALE signal latches the address. It is output from P56.

Before using the multiplex bus for access, be sure to insert a software wait.

The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.4.2 Pin functions for processor mode

Processor mode	Microprocessor modes			
Multiplexed bus space select bit	"01" CS2 is for multiplexed bus and others are for separate bus		"00" (separate bus)	
Data bus width BYTE pin level	8 bits "H"	16 bits "L"	8 bits "H"	16 bits "L"
P00 to P07	Data bus	Data bus	Data bus	Data bus
P10 to P17	I/O port	Data bus	I/O port	Data bus
P20	Address bus /data bus (Note)	Address bus	Address bus	Address bus
P21 to P27	Address bus data bus (Note)	Address bus data bus (Note)	Address bus	Address bus
P30	Address bus	Address bus data bus (Note)	Address bus	Address bus
P31 to P37	Address bus	Address bus	Address bus	Address bus
P40 to P43 Port P40 to P43 function select bit = 1	I/O port	I/O port	I/O port	I/O port
P40 to P43 Port P40 to P43 function select bit = 0	Address bus	Address bus	Address bus	Address bus
P44 to P47	CS (chip select) or programmable I/O port (For details, refer to "Bus control")			
P50 to P53	Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR, and BCLK (For details, refer to "Bus control")			WR, and BCLK
P54	HLDA	HLDA	HLDA	HLDA
P55	HOLD	HOLD	HOLD	HOLD
P56	ALE	ALE	ALE	ALE
P57	RDY	RDY	RDY	RDY

Note: Address bus when in separate bus mode.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.4.2 Bus Control

The following explains the signals required for accessing external devices and software waits.

(1) Address bus/data bus

The address bus consists of the 20 pins A₀ to A₁₉ for accessing the 1M bytes of address space.

The data bus consists of the pins for data I/O. When the BYTE pin is "H", the 8 ports D₀ to D₇ function as the data bus. When BYTE is "L", the 16 ports D₀ to D₁₅ function as the data bus.

(2) Chip select signal

The chip select signal is output using the same pins as P44, P46 and to P47. Bits 0, 2 and 3 of the chip select control register (address 000816) set each pin to function as a port or to output the chip select signal.

In microprocessor mode, only $\overline{\text{CS0}}$ outputs the chip select signal after the reset state has been cancelled. $\overline{\text{CS2}}$, $\overline{\text{CS3}}$ function as input ports. Figure 2.4.3 shows the chip select control register.

The chip select signal can be used to split the external area. Tables 2.4.3 show the external memory areas specified using the chip select signal.

Table 2.4.3 External areas specified by the chip select signals

Processor mode	Chip select signal			
Processor mode	CS0	CS2	CS3	
Microprocessor mode	3000016 to FFFFF16 (832K bytes)	0800016 to 27FFF16 (128K bytes)	0400016 to 07FFF16 (16K bytes)	

Note: Address 2800016 to 2FFFF16 are reserved and cannot be used.




Figure 2.4.3 Chip select control register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Read/write signals

With a 16-bit data bus (BYTE pin = "L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of \overline{RD} , \overline{BHE} , and \overline{WR} signals or \overline{RD} , \overline{WRL} , and \overline{WRH} signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals. (Set bit 2 of the processor mode register 0 (address 000416) to "0".) Tables 2.4.4 and 2.4.5 show the operation of these signals. After a reset has been cancelled, the combination of \overline{RD} , \overline{WR} , and \overline{BHE} signals is automatically selected. When switching to the \overline{RD} , \overline{WRL} , and \overline{WRH} combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to "1".

Table 2.4.4 Operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals

Data bus width	RD	WRL	WRH	Status of external data bus
	L	Н	Н	Read data
16-bit	Н	L	Н	Write 1 byte of data to even address
(BYTE = "L")	Н	Н	L	Write 1 byte of data to odd address
	Н	L	L	Write data to both even and odd addresses

Table 2.4.5 Operation of RD, WR, and BHE signals

Data bus width	RD	WR	BHE	A0	Status of external data bus
	Н	L	L	Н	Write 1 byte of data to odd address
	L	Н	L	Н	Read 1 byte of data from odd address
16-bit	Н	L	Н	L	Write 1 byte of data to even address
(BYTE = "L")	L	Н	Н	L	Read 1 byte of data from even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit	Н	L	Not used	H/L	Write 1 byte of data
(BYTE = "H")	L	Н	Not used	H/L	Read 1 byte of data

(4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.




Figure 2.4.4 ALE signal and address/data bus



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) The RDY signal

 \overline{RDY} is a signal that facilitates access to an external device that requires long access time. As shown in Figure 2.4.5, if an "L" is being input to the \overline{RDY} at the BCLK falling edge, the bus turns to the wait state. If an "H" is being input to the \overline{RDY} pin at the BCLK falling edge, the bus cancels the wait state. Table 2.4.6 shows the state of the microcomputer with the bus in the wait state, and Figure 2.4.5 shows an example in which the \overline{RD} signal is prolonged by the \overline{RDY} signal.

The \overline{RDY} signal is valid when accessing the external area during the bus cycle in which bits 4, 6 and 7 of the chip select control register (address 000816) are set to "0". The \overline{RDY} signal is invalid when setting "1" to all bits 4, 6 and 7 of the chip select control register (address 000816), but the \overline{RDY} pin should be treated as properly as in non-using.

Table 2.4.6 Microcomputer status in ready state (Note)

Item	Status
Oscillation	On
R/W signal, address bus, data bus, CS	Maintain status when RDY signal received
ALE signal, HLDA, programmable I/O ports	
Internal peripheral circuits	On

Note: The RDY signal cannot be received immediately prior to a software wait.




Figure 2.4.5 Example of RD signal extended by RDY signal

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the $\overline{\text{HOLD}}$ pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and "L" is output from the $\overline{\text{HLDA}}$ pin as long as "L" is input to the $\overline{\text{HOLD}}$ pin. Table 2.4.7 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence.

HOLD > DMAC > CPU

Figure 2.4.6 Bus-using priorities

Table 2.4.7 Microcomputer status in hold state

Ite	m	Status	
Oscillation		ON	
R/W signal, address bus, data bus, CS, BHE		Floating	
Programmable I/O ports	P0, P1, P2, P3, P4, P5	Floating	
	P6, P7, P8, P9, P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops)	
ALE signal		Undefined	

(7) External bus status when the internal area is accessed

Table 2.4.8 shows the external bus status when the internal area is accessed.

Table 2.4.8 External bus status when the internal area is accessed

Item		SFR accessed	Internal RAM accessed
Address bus		Address output	Maintain status before accessed
			address of external area
Data bus	When read	Floating	Floating
	When write	Output data	Undefined
$\overline{RD}, \overline{WR}, \overline{WR}$	RL, WRH	RD, WR, WRL, WRH output	Output "H"
BHE		BHE output	Maintain status before accessed
			status of external area
CS		Output "H"	Output "H"
ALE		Output "L"	Output "L"

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(8) BCLK output

The user can choose the BCLK output by use of bit 7 of processor mode register 0 (000416) (Note). When set to "1", the output floating.

Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protectregister (address 000A₁₆) to "1".

(9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4, 6 and 7 of the chip select control register (address 000816).

A software wait is inserted in the internal RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to "0". When set to "1", a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4, 6 and 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics. However, when the user is using the RDY signal, the relevant bit in the chip select control register's bits 4, 6 and 7 must be set to "0".

When the wait bit of the processor mode register 1 is "0", software waits can be set independently for each areas selected using the chip select signal. Bits 4, 6 and 7 of the chip select control register correspond to chip selects \overline{CSO} , $\overline{CS2}$, and $\overline{CS3}$. When one of these bits is set to "1", the bus cycle is executed in one BCLK cycle. When set to "0", the bus cycle is executed in two or three BCLK cycles. These bits default to "0" after the microcomputer has been reset.

The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, insert a software wait if using the multiplex bus to access the external memory area.

Table 2.4.9 shows the software wait and bus cycles. Figure 2.4.7 shows example bus timing when using software waits.

Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to "1".

Table 2.4.9 Software waits and bus cycles

Area	Bus status	Wait bit	Bits 4, 6 and 7 of chip select control register	Bus cycle
SFR		Invalid	Invalid	2 BCLK cycles
Internal		0	Invalid	1 BCLK cycle
RAM		1	Invalid	2 BCLK cycles
	Separate bus	0	1	1 BCLK cycle
External	Separate bus	0	0	2 BCLK cycles
memory	Separate bus	1	0 (Note)	2 BCLK cycles
	Multiplex bus	0	0	3 BCLK cycles
	Multiplex bus	1	0 (Note)	3 BCLK cycles

Note: When using the RDY signal, always set to "0".






Figure 2.4.7 Typical bus timings using software wait



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5 Clock Generating Circuit

The clock generating circuit contains two oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 2.5.1 Main clock and sub clock generating circuits

	Main clock generating circuit	Sub clock generating circuit	
Use of clock	CPU's operating clock source	CPU's operating clock source	
	Internal peripheral units'	Timer A/B's count clock	
	operating clock source	source	
Usable oscillator	Ceramic or crystal oscillator	Crystal oscillator	
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	
Oscillation stop/restart function	Available	Available	
Oscillator status immediately after reset	Oscillating	Stopped	
Other	Externally derived clock can be input		

2.5.1 Example of oscillator circuit

Figure 2.5.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 2.5.2 shows some examples of sub clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 2.5.1 and 2.5.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 2.5.1 Examples of main clock




Figure 2.5.2 Examples of sub clock



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.2 Clock Control

Figure 2.5.3 shows the block diagram of the clock generating circuit.




Figure 2.5.3 Clock generating circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 000416).

The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock(f1, f8, f32, f1SIO2, f8SIO2,f32SIO2,fAD)

The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.

(5) fC32

This clock is derived by dividing the sub-clock by 32. It is used for the timer A and timer B counts.


(6) fc

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.5.4 shows the system clock control registers 0 and 1.



- Note 1: Set bit 0 of the protect register (address 000A₁₆) to "1" before writing to this register.
- Note 2: Changes to "1" when shifting to stop mode and at a reset.
- Note 3: When entering power saving mode, main clock stops using this bit. When returning from stop mode and operating with XIN, set this bit to "0". When main clock oscillation is operating by itself, set system clock select bit (CM07) to "1" before setting this bit to "1".
- Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
- Note 5: If this bit is set to "1", XOUT turns "H". The built-in feedback resistor remains being connected, so XIN turns pulled up to XOUT ("H") via the feedback resistor.
- Note 6: Set port Xc select bit (CM04) to "1" and stabilize the sub-clock oscillating before setting to this bit from "0" to "1".

 Do not write to both bits at the same time. And also, set the main clock stop bit (CM05) to "0" and stabilize the main clock oscillating before setting this bit from "1" to "0".
- Note 7: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
- Note 8: fC32 is not included.

System clock control register 1 (Note 1)



- Note 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
- Note 2: This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
- Note 3: Can be selected when bit 6 of the system clock control register 0 (address 000616) is "0". If "1", division mode is fixed at 8.
- Note 4: If this bit is set to "1", XOUT turns "H", and the built-in feedback resistor is cut off. XCIN and XCOUT turn high-impedance state.

Figure 2.5.4 Clock control registers 0 and 1



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.3 Stop Mode

Writing "1" to the wain clock and sub-clock stop control bit (bit 0 at address 000716) stops oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 2V.

The internal oscillator circuit of expansion function (OSD function/ data slice function/ data encode function/ humming function) stops oscillation when expansion register CK_VCO, XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

Because the oscillation , BCLK, f1 to f32, f1SIO2 to f32SIO2, fc, fC32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2) SI/O3,4 functions provided an external clock is selected. Table 2.5.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed. When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 2.5.2 Port status during stop mode

Pin	Microprocessor mode
Address bus, data bus, CS0, CS2, CS3	Retains status before stop mode
RD, WR, BHE, WRL, WRH	"H"
HLDA, BCLK	"H"
ALE	"H"
Port	Retains status before stop mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.4 Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 2.5.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 2.5.3 Port status during wait mode

Pin	Microprocessor mode
Address bus, data bus, $\overline{\text{CS0}}$, $\overline{\text{CS2}}$, $\overline{\text{CS3}}$	Retains status before stop mode
RD, WR, BHE, WRL, WRH	"H"
HLDA, BCLK	"H"
ALE	"H"
Port	Retains status before stop mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.5 Status Transition Of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 2.5.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, the device starts in division by 8 mode. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK.

(6) Low-speed mode

fc is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

Note:

Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.

Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1

CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK	
0	1	0	0	0	Invalid	Division by 2 mode	
1	0	0	0	0	Invalid	Division by 4 mode	
Invalid	Invalid	0	1	0	Invalid	Division by 8 mode	
1	1	0	0	0	Invalid	Division by 16 mode	
0	0	0	0	0	Invalid	No-division mode	
Invalid	Invalid	1	Invalid	0	1	Low-speed mode	
Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.5.6 Power control

The following is a description of the three available power control modes:

Modes

Power control is available in three modes.

(a) Normal operation mode

• High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

• Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.

(b) Wait mode

The CPU operation is stopped. The oscillators do not stop.

(c) Stop mode

The main clock and the sub-clock oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 2.5.5 is the state transition diagram of the above modes.






Figure 2.5.5 State transition diagram of Power control mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.6 Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 2.6.1 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716), port P9 direction register (address 03F316), SI/O3 control register (address 036216) and SI/O4 control register (address 036616) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.

If, after "1" (write-enabled) has been written to the port P9 direction register and SI/Oi control register (i=3,4) write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 2.6.1 Protect register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7 Interrupt

2.7.1 Interrupt

Figure 2.7.1 lists the types of interrupts.




Figure 2.7.1 Classification of interrupts

• Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag

(I flag) or whose interrupt priority can be changed by priority level.

• Non-maskable interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag

(I flag) or whose interrupt priority ${\color{red}{\bf cannot}}$ by priority level.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

INT interrupt

An INT interrupt occurs when assiging one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Reset

Reset occurs if an "L" is input to the RESET pin.

NMI interrupt

An $\overline{\text{NMI}}$ interrupt occurs if an "L" is input to the $\overline{\text{NMI}}$ pin.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Watchdog timer interrupt

Generated by the watchdog timer.

Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1".

If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. For address match interrupt, see 2.7.10 Address match Interrupt.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

DMA0 interrupt, DMA1 interrupt

These are interrupts that DMA generates.

Key-input interrupt

A key-input interrupt occurs if an "L" is input to the KI pin.

• A-D conversion interrupt

This is an interrupt that the A-D converter generates.

UART0, UART1, UART2/NACK, SI/O3 and SI/O4 transmission interrupt

These are interrupts that the serial I/O transmission generates.

• UART0, UART1, UART2/ACK, SI/O3 and SI/O4 reception interrupt

These are interrupts that the serial I/O reception generates.

• Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates

Timer B0 interrupt through timer B5 interrupt

These are interrupts that timer B generates.

INT0 interrupt through INT5 interrupt

An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.4 Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 2.7.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 2.7.2 Format for specifying interrupt vector addresses

Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 2.7.1 Interrupts assigned to the fixed vector tables and addresses of vector tables

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector contains FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Watchdog timer	FFFF016 to FFFF316	
DBC (Note)	FFFF416 to FFFF716	Do not use
NMI	FFFF816 to FFFFB16	External interrupt by input to NMI pin
Reset	FFFFC16 to FFFFF16	

Note: Interrupts used for debugging purposes only.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 2.7.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 2.7.2 Interrupts assigned to the variable vector tables and addresses of vector tables

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked I flag
Software interrupt number 4	+16 to +19 (Note 1)	ĪNT3	
Software interrupt number 5	+20 to +23 (Note 1)	Timer B5	
Software interrupt number 6	+24 to +27 (Note 1)	Timer B4	
Software interrupt number 7	+28 to +31 (Note 1)	Timer B3	
Software interrupt number 8	+32 to +35 (Note 1)	SI/O4/INT5 (Note 2)	
Software interrupt number 9	+36 to +39 (Note 1)	SI/O3/INT4 (Note 2)	
Software interrupt number 10	+40 to +43 (Note 1)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note 1)	DMA0	
Software interrupt number 12	+48 to +51 (Note 1)	DMA1	
Software interrupt number 13	+52 to +55 (Note 1)	Key input interrupt	
Software interrupt number 14	+56 to +59 (Note 1)	A-D	
Software interrupt number 15	+60 to +63 (Note 1)	UART2 transmit/NACK (Note 3)	
Software interrupt number 16	+64 to +67 (Note 1)	UART2 receive/ACK (Note 3)	
Software interrupt number 17	+68 to +71 (Note 1)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note 1)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note 1)	UART1 transmit	
Software interrupt number 20	+80 to +83 (Note 1)	UART1 receive	
Software interrupt number 21	+84 to +87 (Note 1)	Timer A0	
Software interrupt number 22	+88 to +91 (Note 1)	Timer A1	
Software interrupt number 23	+92 to +95 (Note 1)	Timer A2	
Software interrupt number 24	+96 to +99 (Note 1)	Timer A3	
Software interrupt number 25	+100 to +103 (Note 1)	Timer A4	
Software interrupt number 26	+104 to +107 (Note 1)	Timer B0	
Software interrupt number 27	+108 to +111 (Note 1)	Timer B1	
Software interrupt number 28	+112 to +115 (Note 1)	Timer B2	
Software interrupt number 29	+116 to +119 (Note 1)	ĪNT0	
Software interrupt number 30	+120 to +123 (Note 1)	ĪNT1	
Software interrupt number 31	+124 to +127 (Note 1)	ĪNT2	
Software interrupt number 32	+128 to +131 (Note 1)		
to Software interrupt number 63	to +252 to +255 (Note 1)	Software interrupt	Cannot be masked I flag

Note 1: Address relative to address in interrupt table register (INTB).

Note 2: It is selected by interrupt request cause bit (bit 6, 7 in address 035F16).

Note 3: When IIC mode is selected, NACK and ACK interrupts are selected.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.5 Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 2.7.3 shows the memory map of the interrupt control registers.






Figure 2.7.3 Interrupt control registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

(2) Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

(3) Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- · interrupt enable flag (I flag) = 1
- · interrupt request bit = 1
- · interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 2.7.3 Settings of interrupt priority levels

	Interrupt priority Interrupt priority level select bit level		Priority order
b2 b1 b0 0 0 0) [6	evel 0 (interrupt disabled)	
0 0 0	,	ver o (interrupt disabled)	
0 0 1	Le	evel 1	Low
0 1 0) Le	evel 2	
0 1 1	1 Le	evel 3	
1 0 0) Le	evel 4	
1 0 1	Le	evel 5	
1 1 0	Le	evel 6	
1 1 1	Le	evel 7	High

Table 2.7.4 Interrupt levels enabled according to the contents of the IPL

IPL	Enabled interrupt priority levels
IPL2 IPL1 IPL0	
0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT_SWITCH1:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h; Clear TA0IC int. priority level and int. request bit.

NOP ; Four NOP instructions are required when using HOLD function.
NOP

FSET I ; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.

Example 3:

INT_SWITCH3:

PUSHC FLG ; Push Flag register onto stack

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

POPC FLG ; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions: AND, OR, BCLR, BSET

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.6 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (a) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
- (b) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (c) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (d) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (e) Saves the content of the program counter (PC) in the stack area.
- (f) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

(1) Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 2.7.4 shows the interrupt response time.




Figure 2.7.4 Interrupt response time



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 2.7.5

Table 2.7.5 Time required for executing the interrupt sequence

Interrupt vector address	rrupt vector address Stack pointer (SP) value 16-Bit bus, without wait		8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

Notes 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

Notes 2: Locate an interrupt vector address in an even address, if possible.




Figure 2.7.5 Time required for executing the interrupt sequence

(2) Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 2.7.6 is set in the IPL.

Table 2.7.6 Relationship between interrupts without interrupt priority levels and IPL

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer, NMI	7
Reset	0
Other	Not changed



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 2.7.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 2.7.6 State of stack before and after acceptance of interrupt request

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: Stack pointer indicated by U flag.




Figure 2.7.7 Operation of saving registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

(5) Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 2.7.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > NMI > DBC > Watchdog timer > Peripheral I/O > Single step > Address match

Figure 2.7.8 Hardware interrupts priorities

(6) Interrupt resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level. Figure 2.7.9 shows the circuit that judges the interrupt priority level.






Figure 2.7.9 Maskable interrupts priorities (peripheral I/O interrupts)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.7 INT Interrupt

INTO to INT5 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

Of interrupt control registers, 004816 is used both as serial I/O4 and external interrupt INT5 input control register, and 004916 is used both as serial I/O3 and as external interrupt INT4 input control register. Use the interrupt request cause select bits - bits 6 and 7 of the interrupt request cause select register (035F16) - to specify which interrupt request cause to select. After having set an interrupt request cause, be sure to clear the corresponding interrupt request bit before enabling an interrupt. Either of the interrupt control registers - 004816, 004916 - has the polarity-switching bit. Be sure to set this bit to "0" to select an serial I/O as the interrupt request cause.

As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Figure 2.7.10 shows the Interrupt request cause select register.




Figure 2.7.10 Interrupt request cause select register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.8 NMI Interrupt

An NMI interrupt is generated when the input to the P85/NMI pin changes from "H" to "L". The NMI interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016).

This pin cannot be used as a normal port input.

2.7.9 Key Input Interrupt

If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as A-D input ports. Figure 2.7.11 shows the block diagram of the key input interrupt. Note that if an "L" level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.




Figure 2.7.11 Block diagram of key input interrupt

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.10 Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figure 2.7.12 shows the address match interrupt-related registers.




Figure 2.7.12 Address match interrupt-related registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.7.11 Precautions for Interrupts

(1) Reading address 0000016

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0".

Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 0000016 by software.

(2) Setting the stack pointer

• The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.

(3) The NMI interrupt

- As for the NMI interrupt pin, an interrupt cannot be disabled. Connect it to the Vcc pin via a resistor (pull-up) if unused. Be sure to work on it.
- The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register
 allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time
 when the NMI interrupt is input.
- Do not reset the CPU with the input to the NMI pin being in the "L" state.
- Do not attempt to go into stop mode with the input to the NMI pin being in the "L" state. With the input to the NMI being in the "L" state, the CM10 is fixed to "0", so attempting to go into stop mode is turned down.
- Do not attempt to go into wait mode with the input to the NMI pin being in the "L" state. With the input to the NMI pin being in the "L" state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
- Signals input to the NMI pin require an "L" level of 1 clock or more, from the operation clock of the CPU.

(4) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- When the polarity of the INTo to INTs pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 2.7.13 shows the procedure for changing the INT interrupt generate factor.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.7.13 Switching condition of INT interrupt request

(5) Rewrite the interrupt control register

• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

```
Example 1:
INT_SWITCH1:
```

FCLR I ; Disable interrupts.

AND.B #00h, 0055h; Clear TAOIC int. priority level and int. request bit.

NOP ; Four NOP instructions are required when using HOLD function.

NOP ; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h; Clear TAOIC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.

Example 3:

INT_SWITCH3:

PUSHC FLG ; Push Flag register onto stack

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

POPC FLG ; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the
interrupt request bit is not set sometimes even if the interrupt request for that register has been
generated. This will depend on the instruction. If this creates problems, use the below instructions to
change the register.

Instructions: AND, OR, BCLR, BSET



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.8 Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the pre-scaler.

With XIN chosen for BCLK

Watchdog timer period =
pre-scaler dividing ratio (16 or 128) X watchdog timer count (32768)

BCLK

With XCIN chosen for BCLK

Watchdog timer period =

pre-scaler dividing ratio (2) X watchdog timer count (32768)

BCLK

For example, suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the pre-scaler, then the watchdog timer's period becomes approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer-related registers.




Figure 2.8.1 Block diagram of watchdog timer




Figure 2.8.2 Watchdog timer control and start registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.9 DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.4 show the registers used by the DMAC.




Figure 2.9.1 Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.9.1 DMAC specifications

Item	Specification				
No. of channels	2 (cycle steal method)				
Transfer memory space	• From any address in the 1M bytes space to a fixed address				
	 From a fixed address to any address in the 1M bytes space 				
	• From a fixed address to a fixed address				
	(Note that DMA-related registers [002016 to 003F16] cannot be accessed)				
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)				
DMA request factors (Note)	Falling edge of INT0 or INT1 (INT0 can be selected by DMA0, INT1 by DMA1) or both edge				
	Timer A0 to timer A4 interrupt requests				
	Timer B0 to timer B5 interrupt requests				
	UART0 transfer and reception interrupt requests				
	UART1 transfer and reception interrupt requests				
	UART2 transfer and reception interrupt requests				
	Serial I/O3, 4 interrpt requests				
	A-D conversion interrupt requests				
	Software triggers				
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously				
Transfer unit	8 bits or 16 bits				
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and				
	destination simultaneously)				
Transfer mode	Single transfer mode				
	After the transfer counter underflows, the DMA enable bit turns to				
	"0", and the DMAC turns inactive				
	• Repeat transfer mode				
	After the transfer counter underflows, the value of the transfer counter				
	reload register is reloaded to the transfer counter.				
	The DMAC remains active unless a "0" is written to the DMA enable bit.				
DMA interrupt request generation timing	When an underflow occurs in the transfer counter				
Active	When the DMA enable bit is set to "1", the DMAC is active.				
Active	When the DMAC is active, data transfer starts every time a DMA				
	transfer request signal occurs.				
Inactive	When the DMA enable bit is set to "0", the DMAC is inactive.				
mactive	·				
	After the transfer counter underflows in single transfer mode At the time of electric policy transfer in the PMAC action the policy transfer to the policy transfer transfer to the policy transfer transfer to the policy transfer tra				
Forward address pointer and	At the time of starting data transfer immediately after turning the DMAC active, the				
reload timing for transfer	value of one of source pointer and destination pointer - the one specified for the				
counter	forward direction - is reloaded to the forward direction address pointer, and the value				
NA / 202	of the transfer counter reload register is reloaded to the transfer counter.				
Writing to register	Registers specified for forward direction transfer are always write enabled.				
	Registers specified for fixed address transfer are write-enabled when				
	the DMA enable bit is "0".				
Reading the register	Can be read at any time.				
	However, when the DMA enable bit is "1", reading the register set up as the				
	forward register is the same as reading the value of the forward address pointer.				

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.






Figure 2.9.2 DMAC register (1)




Figure 2.9.3 DMAC register (2)






Figure 2.9.4 DMAC register (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses and, the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(b) Effect of BYTE pin level

When transferring 16-bit data over an 8-bit data bus (BYTE pin = "H"), the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.

(c) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 2.9.5 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 2.9.5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.






Figure 2.9.5 Example of the transfer cycles for a source read

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

Table 2.9.2 No. of DMAC transfer cycles

			Microprocessor mode		
Transfer unit	Bus width	Access address	No. of read	No. of write	
			cycles	cycles	
	16-bit	Even	1	1	
8-bit transfers	(BYTE= "L")	Odd	1	1	
(DMBIT= "1") 8-bit		Even	1	1	
	(BYTE = "H")	Odd	1	1	
	16-bit	Even	1	1	
16-bit transfers	(BYTE = "L")	Odd	2	2	
(DMBIT= "0")	8-bit	Even	2	2	
	(BYTE = "H")	Odd	2	2	

Coefficient j, k

Internal memory			External memory		
Internal RAM			Separate bus	Separate bus	Multiplex
No wait	With wait		No wait	With wait	bus
1	2	2	1	2	3

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.9.1 DMA enable bit

Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of one of the source pointer and the destination pointer the one specified for the forward direction to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA enable bit.

2.9.2 DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.

DMA request factors include the following.

- * Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
- * External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMAi factor selection register.

The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before data transfer starts.

In addition, it can be set to "0" by use of a program, but cannot be set to "1".

There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request factor selection bit is changed.

The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

(1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors.

Turning the DMA request bit to "1" due to an internal factor is timed to be effected immediately before the transfer starts.

(2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used).

Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.

The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).

With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to "1". If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU.

An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.

Figure 2.9.6 An example of DMA transfer effected by external factors.




Figure 2.9.6 An example of DMA transfer effected by external factors

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10 Timer

There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B (six). All these timers function independently.

Figures 2.10.1 and 2.10.2 show the block diagram of timers.




Figure 2.10.1 Timer A block diagram




Figure 2.10.2 Timer B block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10.1 Timer A

Figure 2.10.3 shows the block diagram of timer A. Figures 2.10.4 to 2.10.6 show the timer A-related registers.

Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 2.10.3 Block diagram of timer A




Figure 2.10.4 Timer A-related registers (1)






Figure 2.10.5 Timer A-related registers (2)






Figure 2.10.6 Timer A-related registers (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.1) Figure 2.10.7 shows the timer Ai mode register in timer mode.

Table 2.10.1 Specifications of timer mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAilN pin function	Programmable I/O port or gate input
TAiout pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)
Select function	Gate function
	Counting can be started and stopped by the TAilN pin's input signal
	Pulse output function
	Each time the timer underflows, the TAiout pin's polarity is reversed




Figure 2.10.7 Timer Ai mode register in timer mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 2.10.2 lists timer specifications when counting a single-phase external signal. Figure 2.10.8 shows the timer Ai mode register in event counter mode.

Table 2.10.3 lists timer specifications when counting a two-phase external signal. Figure 2.10.9 shows the timer Ai mode register in event counter mode.

Table 2.10.2 Timer specifications in event counter mode (when not processing two-phase pulse signal)

Item	Specification		
Count source	External signals input to TAilN pin (effective edge can be selected by software)		
	TB2 overflow, TAj overflow		
Count operation	Up count or down count can be selected by external signal or software		
	When the timer overflows or underflows, it reloads the reload register con		
	tents before continuing counting (Note)		
Divide ratio	1/ (FFFF16 - n + 1) for up count		
	1/ (n + 1) for down count n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	The timer overflows or underflows		
TAilN pin function	Programmable I/O port or count source input		
TAiout pin function	Programmable I/O port, pulse output, or up/down count select input		
Read from timer	Count value can be read out by reading timer Ai register		
Write to timer	When counting stopped		
	When a value is written to timer Ai register, it is written to both reload register and counter		
	When counting in progress		
	When a value is written to timer Ai register, it is written to only reload register		
	(Transferred to counter at next reload time)		
Select function	Free-run count function		
	Even when the timer overflows or underflows, the reload register content is not reloaded to it		
	Pulse output function		
	Each time the timer overflows or underflows, the TAiout pin's polarity is reversed		

Note: This does not apply when the free-run function is selected.




Figure 2.10.8 Timer Ai mode register in event counter mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


Table 2.10.3 Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)


Item	Specification			
Count source	Two-phase pulse signals input to TAil or TAio∪T pin			
Count operation	Up count or down count can be selected by two-phase pulse signal			
	When the timer overflows or underflows, the reload register content is			
	reloaded and the timer starts over again (Note)			
Divide ratio	1/ (FFFF16 - n + 1) for up count			
	1/ (n + 1) for down count n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	Timer overflows or underflows			
TAilN pin function	Two-phase pulse input			
TAio∪T pin function	Two-phase pulse input			
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register			
Write to timer	When counting stopped			
	When a value is written to timer A2, A3, or A4 register, it is written to both			
	reload register and counter			
	When counting in progress			
	When a value is written to timer A2, A3, or A4 register, it is written to only			
	reload register. (Transferred to counter at next reload time.)			
Select function	Normal processing operation			
	The timer counts up rising edges or counts down falling edges on the TAilN			
	pin when input signal on the TAio∪⊤ pin is "H"			
	TAIOUT			
	TAIN A A A V V			
	(I=2,3) Up Up Up Down Down Down count count count count count count			
	Multiply-by-4 processing operation			
	If the phase relationship is such that the TAilN pin goes "H" when the input			
	signal on the TAiout pin is "H", the timer counts up rising and falling edges			
	on the TAiout and TAilN pins. If the phase relationship is such that the			
	TAIN pin goes "L" when the input signal on the TAioUT pin is "H", the timer			
	, , , , , , , , , , , , , , , , , , , ,			
	counts down rising and falling edges on the TAiout and TAin pins.			
	TAIOUT A V A V A V A V			
	Count up all edges Count down all edges			
	TAIIN			
	(i=3,4) 4 4 4 4			
	Count up all edges Count down all edges			

Note: This does not apply when the free-run function is selected.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER





Note 1: The settings of the corresponding port register and port direction register are invalid.

Note 2: This bit is valid when only counting an external signal.


Note 3: Set the corresponding port direction register to "0". Note 4: This bit is valid for the timer A3 mode register.

For timer A2 and A4 mode registers, this bit can be "0 "or "1".

Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316) to "00".

Note 6: In the case of using "Event counter mode" as "Free-Run type", the timer register contents may be unknown when counting begins.(Refer 3. Usage Precaution.)

Timer Ai mode register (When using two-phase pulse signal processing)



Note 1: This bit is valid for timer A3 mode register.

For timer A2 and A4 mode registers, this bit can be "0" or "1".

Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 038416) is set to "1". Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316) to "00".

Note 3: In the case of using "Event counter mode" as "Free-Run type", the timer register contents may be unkown when counting begins.(Refer 3. Usage Precaution.)

Figure 2.10.9 Timer Ai mode register in event counter mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) One-shot timer mode

In this mode, the timer operates only once. (See Table 2.10.4) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10.10 shows the timer Ai mode register in one-shot timer mode.

Table 2.10.4 Timer specifications in one-shot timer mode

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	The timer counts down
	When the count reaches 000016, the timer stops counting after reloading a new count
	If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n: Set value
Count start condition	An external trigger is input
	The timer overflows
	• The one-shot start flag is set (= 1)
Count stop condition	A new count is reloaded after the count has reached 000016
	• The count start flag is reset (= 0)
Interrupt request generation timing	The count reaches 000016
TAilN pin function	Programmable I/O port or trigger input
TAiout pin function	Programmable I/O port or pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	When counting stopped
	When a value is written to timer Ai register, it is written to both reload
	register and counter
	When counting in progress
	When a value is written to timer Ai register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 2.10.10 Timer Ai mode register in one-shot timer mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 2.10.5) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 2.10.11 shows the timer Ai mode register in pulse width modulation mode. Figure 2.10.12 shows the example of how a 16-bit pulse width modulator operates. Figure 2.10.13 shows the example of how an 8-bit pulse width modulator operates.

Table 2.10.5 Timer specifications in pulse width modulation mode

Item	Specification			
Count source	f1, f8, f32, fC32			
Count operation	The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)			
	The timer reloads a new count at a rising edge of PWM pulse and continues counting			
	The timer is not affected by a trigger that occurs when counting			
16-bit PWM	High level width n / fi n : Set value			
	Cycle time (2 ¹⁶ -1) / fi fixed			
8-bit PWM	High level width n×(m+1) / fi n : values set to timer Ai register's high-order address			
	• Cycle time (2 ⁸ -1)×(m+1) / fi m : values set to timer Ai register's low-order address			
Count start condition	External trigger is input			
	The timer overflows			
	The count start flag is set (= 1)			
Count stop condition	The count start flag is reset (= 0)			
Interrupt request generation timing	PWM pulse goes "L"			
TAilN pin function	Programmable I/O port or trigger input			
TAiout pin function	Pulse output			
Read from timer	When timer Ai register is read, it indicates an indeterminate value			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload			
	register and counter			
	When counting in progress			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			




Figure 2.10.11 Timer Ai mode register in pulse width modulation mode






Figure 2.10.12 Example of how a 16-bit pulse width modulator operates




Figure 2.10.13 Example of how an 8-bit pulse width modulator operates



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.10.2 Timer B

Figure 2.10.14 shows the block diagram of timer B. Figures 2.10.15 and 2.10.16 show the timer B-related registers.

Use the timer Bi mode register (i = 0 to 2) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.




Figure 2.10.14 Block diagram of timer B




Figure 2.10.15 Timer B-related registers (1)






Figure 2.10.16 Timer B-related registers (2)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.6) Figure 2.10.17 shows the timer Bi mode register in timer mode.

Table 2.10.6 Timer specifications in timer mode

Item	Specification		
Count source	f1, f8, f32, fC32		
Count operation	Counts down		
	When the timer underflows, it reloads the reload register contents before		
	continuing counting		
Divide ratio	1/(n+1) n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	The timer underflows		
TBilN pin function	Programmable I/O port		
Read from timer	Count value is read out by reading timer Bi register		
Write to timer	When counting stopped		
	When a value is written to timer Bi register, it is written to both reload register and counter		
	When counting in progress		
	When a value is written to timer Bi register, it is written to only reload register		
	(Transferred to counter at next reload time)		




Figure 2.10.17 Timer Bi mode register in timer mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 2.10.7) Figure 2.10.18 shows the timer Bi mode register in event counter mode.

Table 2.10.7 Timer specifications in event counter mode

Item	Specification		
Count source	• External signals input to TBiIN pin		
	• Effective edge of count source can be a rising edge, a falling edge, or falling		
	and rising edges as selected by software		
Count operation	Counts down		
	When the timer underflows, it reloads the reload register contents before		
	continuing counting		
Divide ratio	1/(n+1) n : Set value		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	The timer underflows		
TBiin pin function	Count source input		
Read from timer	Count value can be read out by reading timer Bi register		
Write to timer	When counting stopped		
	When a value is written to timer Bi register, it is written to both reload register and counter		
	When counting in progress		
	When a value is written to timer Bi register, it is written to only reload register		
	(Transferred to counter at next reload time)		




Figure 2.10.18 Timer Bi mode register in event counter mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 2.10.8) Figure 2.10.19 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 2.10.20 shows the operation timing when measuring a pulse period. Figure 2.10.21 shows the operation timing when measuring a pulse width.

Table 2.10.8 Timer specifications in pulse period/pulse width measurement mode

Item	Specification		
Count source	f1, f8, f32, fC32		
Count operation	• Up count		
	• Counter value "000016" is transferred to reload register at measurement		
	pulse's effective edge and the timer continues counting		
Count start condition	Count start flag is set (= 1)		
Count stop condition	Count start flag is reset (= 0)		
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)		
	When an overflow occurs. (Simultaneously, the timer Bi overflow flag		
	changes to "1". The timer Bi overflow flag changes to "0" when the count		
	start flag is "1" and a value is written to the timer Bi mode register.)		
TBilN pin function	Measurement pulse input		
Read from timer	When timer Bi register is read, it indicates the reload register's content		
	(measurement result) (Note 2)		
Write to timer	Cannot be written to		

Note 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.

Note 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer.




Figure 2.10.19 Timer Bi mode register in pulse period/pulse width measurement mode




Figure 2.10.20 Operation timing when measuring a pulse period




Figure 2.10.21 Operation timing when measuring a pulse width



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11 Serial I/O

Serial I/O is configured as five channels: UART0, UART1, UART2, S I/O3 and S I/O4.

2.11.1 UART0 to 2

UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 2.11.1 shows the block diagram of UART0, UART1 and UART2. Figures 2.11.2 and 2.11.3 show the block diagram of the transmit/receive unit.

UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UARTO, UART1 and UART2 have almost the same functions.

UART0 through UART2 are almost equal in their functions with minor exceptions. UART2, in particular, is compliant with the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 2.11.1 shows the comparison of functions of UART0 through UART2, and Figures 2.11.4 to 2.11.8 show the registers related to UARTi.

Note: SIM: Subscriber Identity Module

Table 2.11.1 Comparison of functions of UART0 through UART2

Function	UART0	UART1	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Possible (Note 1)	Impossible
Serial data logic switch	Impossible	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Impossible	Possible
TxD, RxD port output format	CMOS output	CMOS output	N-channel open-drain output
Parity error signal output	Impossible	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Impossible	Possible

Note 1: Only when clock synchronous serial I/O mode.

Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only when UART mode.

Note 4: Using for SIM interface.






Figure 2.11.1 Block diagram of UARTi (i = 0 to 2)




Figure 2.11.2 Block diagram of UARTi (i = 0, 1) transmit/receive unit




Figure 2.11.3 Block diagram of UART2 transmit/receive unit




Figure 2.11.4 UARTi I/O-related registers (1)




Figure 2.11.5 UARTII I/O-related registers (2)




Figure 2.11.6 UARTi I/O-related registers (3)




Figure 2.11.7 UARTi I/O-related registers (4)




Figure 2.11.8 UARTi I/O-related registers (5)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

		Symbol Addre J2SMR2 0376			
	Bit symbol	Bit name	Function	R	٧
	IICM2	I ² C mode selection bit 2	Refer to Table 2.11.11	0	C
	CSC	Clock-synchronous bit	0 : Disabled 1 : Enabled	0	C
	SWC	SCL wait output bit	0 : Disabled 1 : Enabled	0	C
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	0	C
	STAC	UART2 initialization bit	0 : Disabled 1 : Enabled	0	C
	SWC2	SCL wait output bit 2	0: UART2 clock 1: 0 output	0	C
	SDHI	SDA output disable bit	0: Enabled 1: Disabled (high impedance)	0	C
	SHTC	Start/stop condition control bit	Set this bit to "1" in I ² C mode (refer to Table 2.11.12)	0	C
	o rogiot.	_			
UART2 special mode b7 b6 b5 b4 b3 b2 b1 b0	5	er 3 (I ² C bus exclusions) Symbol Addre J2SMR3 0375	ss When reset		
·	5	Symbol Addre	ss When reset 6 Indeterminate	R	W
·	Bit symbol Nothing In an att	Symbol Addre J2SMR3 0375 Bit name	When reset Indeterminate (initializing value is "0016" at SDDS = "1") Function	R —	W
·	Bit symbol Nothing In an att	Bit name is assigned. empt to write to this bit, write "	When reset Indeterminate (initializing value is "0016" at SDDS = "1") Function (I ² C bus exclusive) The value, if read, turns out to be "0".	R — O	
·	Bit symbol Nothing In an att "0" is rea	Bit name is assigned. empt to write to this bit, write "ed out when SDDS = 1. SDA digital delay value	When reset Indeterminate (initializing value is "0016" at SDDS = "1") Function (I ² C bus exclusive) The value, if read, turns out to be "0".	_	- -

Figure 2.11.9 UARTi -related registers (6)



set SDDS = "1" and read out initialized value of UART2 special mode register 3(U2SMR3), this value is "0016". When set SDDS = "1" and write to UART2 special mode register 3(U2SMR3), set "0" to bit 0 to bit 4. When SDDS = "0",

2: When SDDS = "0", this bit is initialized and become "000", selected analog delay circuit. This bit is become "000" after end reset released, and selected analog delay circuit. Reading out is possible when only SDDS = "1". when

3: Delaying; Only analog delay value when analog delay is selected, and only digital delay value when digital delay is selected.

4: Delay level depends on SCL pin and SDA pin. And, when use external clock,

writing is enable. When read out, this value is indeterminate.

SDDS = "0", value which was read out is indeterminate.

delay is increase around 100ns. So test first, and use this.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.2 Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 2.11.2 and 2.11.3 list the specifications of the clock synchronous serial I/O mode. Figur 2.11.10 shows the UARTi transmit/receive mode register.

Table 2.11.2 Specifications of clock synchronous serial I/O mode (1)

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816			
	= "0") : fi/ 2(n+1) (Note 1) fi = f1, f8, f32			
	• When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816			
	= "1") : Input from CLKi pin			
Transmission/reception control	TTS function/RTS function/CTS, RTS function chosen to be invalid			
Transmission start condition	To start transmission, the following requirements must be met:			
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"			
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"			
	– When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"			
	• Furthermore, if external clock is selected, the following requirements must also be met:			
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":			
	CLKi input level = "H"			
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":			
	CLKi input level = "L"			
Reception start condition	To start reception, the following requirements must be met:			
	- Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"			
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"			
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"			
	• Furthermore, if external clock is selected, the following requirements must			
	also be met:			
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "0":			
	CLKi input level = "H"			
	- CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = "1":			
	CLKi input level = "L"			
Interrupt request	When transmitting			
generation timing	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at			
	address 037D16) = "0": Interrupts requested when data transfer from UARTi			
	transfer buffer register to UARTi transmit register is completed			
	- Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at			
	address 037D16) = "1": Interrupts requested when data transmission from			
	UARTi transfer register is completed			
	When receiving			
	- Interrupts requested when data transfer from UARTi receive register to			
	UARTi receive buffer register is completed			
Error detection	Overrun error (Note 2) This arror ecours when the payt data is ready before contents of LIARTi			
	This error occurs when the next data is ready before contents of UARTi			
	receive buffer register are read out			

Note 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

Table 2.11.3 Specifications of clock synchronous serial I/O mode (2)

Item	Specification
Select function	CLK polarity selection
	Whether transmit data is output/input at the rising edge or falling edge of the
	transfer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	Transfer clock output from multiple pins selection (UART1) (Note)
	UART1 transfer clock can be chosen by software to be output from one of
	the two pins set
	Switching serial data logic (UART2)
	Whether to reverse data in writing to the transmission buffer register or
	reading the reception buffer register can be selected.
	TxD, RxD I/O polarity reverse (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.




Figure 2.11.10 UARTi transmit/receive mode register in clock synchronous serial I/O mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 2.11.4 Input/output pin functions in clock synchronous serial I/O mode

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "1" Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = "0"
CTSi/RTSi (P60, P64, P73)	CTS input	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"




Figure 2.11.11 Typical transmit/receive timings in clock synchronous serial I/O mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Polarity select function

As shown in Figure 2.11.12 the CLK polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) allows selection of the polarity of the transfer clock.




Figure 2.11.12 Polarity of transfer clock

(2) LSB first/MSB first select function

As shown in Figure 2.11.13, when the transfer format select bit (bit 7 at addresses 03A416, 03AC16, 037C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 2.11.13 Transfer format



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 2.11.14) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1 CTS/RTS function cannot be used.




Figure 2.11.14 The transfer clock output from the multiple pins function usage

(4) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(5) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D₁₆) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 2.11.15 shows the example of serial data logic switch timing.




Figure 1.11.15 Serial data logic switch timing

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.3 Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 and 2.11.6 list the specifications of the UART mode. Figure 2.11.16 shows the UARTi transmit/receive mode register.

Table 2.11.5 Specifications of UART Mode (1)

Item	Specification
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected
	Start bit: 1 bit
	Parity bit: Odd, even, or nothing as selected
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016 ,03A816 ,037816 = "0") :
	fi/16(n+1) (Note 1) $fi = f1, f8, f32$
	• When external clock is selected (bit 3 at addresses 03A016 and 03A816 = "1"):
	fEXT/16(n+1) (Note 1) (Note 2) (Do not set external clock for UART2)
Transmission/reception control	TTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = "0"
	- When $\overline{\text{CTS}}$ function selected, $\overline{\text{CTS}}$ input level = "L"
Reception start condition	To start reception, the following requirements must be met:
	- Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = "1"
	- Start bit detection
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bits (bits 0,1 at address 03B016, bit4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0, 1 at address 03B016, bit4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	• Framing error
	This error occurs when the number of stop bits set is not detected
	• Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag This flag is set (1) when any of the everyon froming and parity errors is
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
	encountered

- Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
- Note 2: fext is input from the CLKi pin.
- Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.6 Specifications of UART Mode (2)

Item	Specification
Select function	Sleep mode selection (UART0, UART1)
	This mode is used to transfer data to and from one of multiple slave micro- computers
	Serial data logic switch (UART2)
	This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed.
	• TxD, RxD I/O polarity switch (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.




Figure 2.11.16 UARTi transmit/receive mode register in UART mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 2.11.7 Input/output pin functions in UART mode

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = "0"
(P61, P65, P72)	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 03A816) = "1" Port P61, P65 direction register (bits 1 and 5 at address 03EE16) = "0" (Do not set external clock for UART2)
CTSi/RTSi (P60, P64, P73)		CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) ="0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = "0"
	RTS output	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "0" CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = "1"




Figure 2.11.17 Typical transmit timings in UART mode(UART0,UART1)






Figure 2.11.18 Typical transmit timings in UART mode(UART2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.19 Typical receive timing in UART mode

(1) Sleep mode (UART0, UART1)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A016, 03A816) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

(2) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 2.11.20 shows the example of timing for switching serial data logic.




Figure 2.11.20 Timing for switching serial data logic



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

(4) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 2.11.21 shows the example of detection timing of a buss collision (in UART mode).




Figure 2.11.21 Detection timing of a bus collision (in UART mode)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.4 Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 2.11.8 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).

Table 2.11.8 Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)

Item	Specification		
Transfer data format	• Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = "10"		
	• One stop bit (bit 4 of address 037816 = "0")		
	With the direct format chosen		
	Set parity to "even" (bit 5 and bit 6 of address 037816 = "1" and "1" respectively)		
	Set data logic to "direct" (bit 6 of address 037D16 = "0").		
	Set transfer format to LSB (bit 7 of address 037C16 = "0").		
	With the inverse format chosen		
	Set parity to "odd" (bit 5 and bit 6 of address 037816 = "0" and "1" respectively)		
	Set data logic to "inverse" (bit 6 of address 037D16 = "1")		
	Set transfer format to MSB (bit 7 of address 037C16 = "1")		
Transfer clock	• With the internal clock chosen (bit 3 of address 037816 = "0"): fi / 16 (n + 1) (Note 1): fi=f1, f8, f32		
	(Do not set external clock)		
Transmission / reception control	• Disable the CTS and RTS function (bit 4 of address 037C16 = "1")		
Other settings	The sleep mode select function is not available for UART2		
	• Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D16 = "1")		
Transmission start condition	To start transmission, the following requirements must be met:		
	- Transmit enable bit (bit 0 of address 037D16) = "1"		
	- Transmit buffer empty flag (bit 1 of address 037D16) = "0"		
Reception start condition	To start reception, the following requirements must be met:		
	- Reception enable bit (bit 2 of address 037D16) = "1"		
	- Detection of a start bit		
Interrupt request	When transmitting		
generation timing	When data transmission from the UART2 transfer register is completed		
	(bit 4 of address 037D16 = "1")		
	When receiving		
	When data transfer from the UART2 receive register to the UART2 receive		
	buffer register is completed		
Error detection	Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)		
	Framing error (see the specifications of clock-asynchronous serial I/O)		
	Parity error (see the specifications of clock-asynchronous serial I/O)		
	- On the reception side, an "L" level is output from the TxD2 pin by use of the parity error		
	signal output function (bit 7 of address 037D16 = "1") when a parity error is detected		
	- On the transmission side, a parity error is detected by the level of input to		
	the RxD2 pin when a transmission interrupt occurs		
	• The error sum flag (see the specifications of clock-asynchronous serial I/O)		

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".






Figure 2.11.22 Typical transmit/receive timing in UART mode (compliant with the SIM interface)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 2.11.23 shows the output timing of the parity error signal.




Figure 2.11.23 Output timing of the parity error signal

(2) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 2.11.24 shows the SIM interface format.




Figure 2.11.24 SIM interface format

Figure 2.11.25 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.




Figure 2.11.25 Connecting the SIM interface

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.5 UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways.

Figure 2.11.26 shows the UART2 special mode register.

In the first place, the control bits related to the I²C bus(simplified I²C bus) interface are explained.

Bit 0 of the UART special mode register (037716) is used as the I²C mode selection bit.

Setting "1" in the I²C mode select bit (bit 0) goes the circuit to achieve the I²C bus interface effective.

Since this function uses clock-synchronous serial I/O mode, set this bit to "0" in UART mode.




Figure 2.11.26 UART2 special mode register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.27 Functional block diagram for I²C mode

Table 2.11.9 Features in I²C mode

	Function	Normal mode	I ² C mode (Note 1)
1	Factor of interrupt number 10 (Note 2)	Bus collision detection	Start condition detection or stop condition detection
2	Factor of interrupt number 15 (Note 2)	UART2 transmission	No acknowledgment detection (NACK)
3	Factor of interrupt number 16 (Note 2)	UART2 reception	Acknowledgment detection (ACK)
4	UART2 transmission output delay	Not delayed	Delayed
5	P70 at the time when UART2 is in use	TxD2 (output)	SDA (input/output) (Note 3)
6	P71 at the time when UART2 is in use	RxD2 (input)	SCL (input/output)
7	P72 at the time when UART2 is in use	CLK2	P72
8	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	UART2 reception	Acknowledgment detection (ACK)
9	Noise filter width	15ns	50ns
10	Reading P71	Reading the terminal when 0 is assigned to the direction register	Reading the terminal regardless of the value of the direction register
11	Initial value of UART2 output	H level (when 0 is assigned to the CLK polarity select bit)	The value set in latch P70 when the port is selected

Note 1: Make the settings given below when I²C mode is in use.

Set 0 1 0 in bits 2, 1, 0 of the UART2 transmission/reception mode register. Disable the RTS/CTS function. Choose the MSB First function.

Note 2: Follow the steps given below to switch from a factor to another.

- Disable the interrupt of the corresponding number.
- 2. Switch from a factor to another.
- 3. Reset the interrupt request flag of the corresponding number.
- 4. Set an interrupt level of the corresponding number.

Note 3: Set an initial value of SDA transmission output when serial I/O is invalid.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Figure 2.11.27 hows the functional block diagram for I²C mode. Setting "1" in the I²C mode selection bit (IICM) causes ports P70, P71, and P72 to work as data transmission-reception terminal SDA, clock input-output terminal SCL, and port P72 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to "L". Can select analog delay or digital delay by SDA digital delay selection bit (7 bit of address 037716). When select digital delay, can select delay to 2 cycle to 8 cycle of f1 by UART2 special mode register 3 (address 037516). Functions changed by I²C mode selection bit 2 is shown in below.

Table 2.11.10 Delay circuit selection condition

	Register value		alue		
	IICM	SDDS	DL	Contents	
Digital delay selection	1	1	001	When select digital delay, analog delay is not added. Only digital delay.	
Analog delay selection	1	1	000	When select DL="000", analog delay is chosen regardless of the value of SDDS.	
/ tiding delay solection	•	0	(000)	When SDDS="0", DL is initialized and DL="000".	
No delay	0	0	(000)	Delay circuit is not selected when IICM="0". But, must set SDDS="0" when IICM="0".	

An attempt to read Port P71 (SCL) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port P70. The interrupt factors of the bus collision detection interrupt, UART2 transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection interrupt, and acknowledgment detection interrupt respectively.

The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal (P70) is detected with the SCL terminal (P71) staying "H". The bus busy flag (bit 2 of the UART2 special mode register) is set to "1" by the start condition detection, and set to "0" by the stop condition detection.

The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying "H" at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to "L" at the 9th transmission clock. Also, assigning 1101(UART2 reception) to the DMA1 request factor select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.

Bit 1 of the UART2 special mode register (037716) is used as the arbitration loss detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (037F16), and "1" is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to "1" and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to "1" at the falling edge of the 9th transmission clock.

If update the flag byte by byte, must judge and clear ("0") the arbitration lost detecting flag after completing the first byte acknowledge detect and before starting the next one byte transmission.

Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to "1" goes the P71 data register to "0" in synchronization with the SCL terminal level going to "L".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Some other functions added are explained here. Figure 2.11.28 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD2 level and TxD2 level do not match, but the nonconformity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to "0". If this bit is set to "1", the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal.




Figure 2.11.28 Some other functions added

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.6 UART2 Special Mode Register 2

UART2 special mode register 2 (address 037616) is used to further control UART2 in I²C mode. Figure 2.11.29 shows the UART2 special mode register 2.




Figure 2.11.29 UART2 special mode register 2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I^2C mode selection bit 2. Table 2.11.11 shows the types of control to be changed by I^2C mode selection bit 2 when the I^2C mode selection bit is set to "1". Table 2.11.12 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to "1" in I^2C mode.

Table 2.11.11 Functions changed by I²C mode selection bit 2

	Function	IICM2 = 0	IICM2 = 1
1	Factor of interrupt number 15	No acknowledgment detection (NACK)	UART2 transmission (the rising edge of the final bit of the clock)
2	Factor of interrupt number 16	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
3	DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits	Acknowledgment detection (ACK)	UART2 reception (the falling edge of the final bit of the clock)
4	Timing for transferring data from the UART2 reception shift register to the reception buffer.	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock
5	Timing for generating a UART2 reception/ACK interrupt request	The rising edge of the final bit of the reception clock	The falling edge of the final bit of the reception clock

Table 2.11.12 Timing characteristics of detecting the start condition and the stop condition(Note1)

3 to 6 cycles < duration for setting-up (Note2)	
3 to 6 cycles < duration for holding (Note2)	

Note 1: When the start/stop condition count bit is "1".

Note 2: "cycles" is in terms of the input oscillation frequency f(XIN) of the main clock.

	<u> </u>	Duration for setting up	Duration for holding	1 1 1
SCL			 	<u> </u>
SDA (Start condition)				
SDA (Stop condition)	 			1

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.11.30 Functional block diagram for I²C mode

Functions available in I²C mode are shown in Figure 2.11.30— a functional block diagram.

Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the instant when the arbitration loss detection flag is set to "1".

Bit 1 of the UART2 special mode register 2 (address 036716) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock.

Bit 2 of the UART2 special mode register 2 (037616) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows.

- (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn't change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition.
- (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit.
- (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock.

Starting to transmit/receive signals to/from UART2 using this function doesn't change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock. Bit 5 of the UART2 special mode register 2 (037616) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output.

Bit 6 of the UART2 special mode register 2 (037616) is used as the SDA output enable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detection flag is turned on.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.11.7 S I/O3, 4

S I/O3 and S I/O4 are exclusive clock-synchronous serial I/Os.

Figure 2.11.31 shows the S I/O3, 4 block diagram, and Figure 2.11.32 shows the S I/O3, 4 control register. Table 2.11.13 shows the specifications of S I/O3, 4.




Figure 2.11.31 S I/O3, 4 block diagram




Figure 2.11.32 S I/O3, 4 related register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.13 Specifications of S I/O3, 4

Item	Specifications
Transfer data format	Transfer data length: 8 bits
Transfer clock	• With the internal clock selected (bit 6 of 036216, 036616 = "1"): f1/2(ni+1),
	f8/2(ni+1), f32/2(ni+1) (Note 1)
	• With the external clock selected (bit 6 of 036216, 036616 = 0):Input from the CLKi terminal (Note 2)
Conditions for	To start transmit/reception, the following requirements must be met:
transmission/	- Select the synchronous clock (use bit 6 of 036216, 036616).
reception start	Select a frequency dividing ratio if the internal clock has been selected (use bits
	0 and 1 of 036216, 036616).
	- Souti initial value set bit (use bit 7 of 036216, 036616)= 1.
	- S I/Oi port select bit (bit 3 of 036216, 036616) = 1.
	- Select the transfer direction (use bit 5 of 036216, 036616)
	-Write transfer data to SI/Oi transmit/receive register (036016, 036416)
	To use S I/Oi interrupts, the following requirements must be met:
	- Clear the SI/Oi interrupt request bit before writing transfer data to the SI/Oi
	transmit/receive register (bit 3 of 004916, 004816) = 0.
Interrupt request	Rising edge of the last transfer clock. (Note 3)
generation timing	
Select function	LSB first or MSB first selection
	Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be selected.
	Function for setting an So∪Ti initial value selection
	When using an external clock for the transfer clock, the user can choose the
	Souti pin output level during a non-transfer time. For details on how to set, see
	Figure 2.11.33.
Precaution	• Unlike UART0–2, SI/Oi (i = 3, 4) is not divided for transfer register and buffer.
	Therefore, do not write the next transfer data to the SI/Oi transmit/receive register
	(addresses 036016, 036416) during a transfer. When the internal clock is selected
	for the transfer clock, Souti holds the last data for a 1/2 transfer clock period after
	it finished transferring and then goes to a high-impedance state. However, if the
	transfer data is written to the SI/Oi transmit/receive register (addresses 036016,
	036416) during this time, Souti is placed in the high-impedance state immediately
	upon writing and the data hold time is thereby reduced.

Note 1: n is a value from 0016 through FF16 set in the S I/Oi transfer rate register (i = 3, 4).

Note 2: With the external clock selected:

- •Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the CLKi pin input must be in the low state. Also, before rewriting the SI/Oi Control Register (addresses 036216, 036616)'s bit 7 (SOUTI initial value set bit), make sure the CLKi pin input is held low.
- The S I/Oi circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops.

Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the "H" state.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Functions for setting an Souti initial value

When using an external clock for the transfer clock, the SouTi pin output level during a non-transfer time can be set to the high or the low state. Figure 2.11.33 shows the timing chart for setting an SouTi initial value and how to set it.




Figure 2.11.33 Timing chart for setting Souti's initial value and how to set it

(2) S I/Oi operation timing

Figure 2.11.34 shows the S I/Oi operation timing




Figure 22.11.34 S I/Oi operation timing chart

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.12 A-D Converter

The A-D converter consists of one 8-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins.

Table 2.12.1 shows the performance of the A-D converter. Figure 2.12.1 shows the block diagram of the A-D converter, and Figures 2.12.2 and 2.12.3 show the A-D converter-related registers.

Table 2.12.1 Performance of A-D converter

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	OV to AVcc (Vcc)
Operating clock ϕ AD (Note 2)	fAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)
Resolution	8-bit
Absolute precision	Without sample and hold function
	±3LSB
	With sample and hold function
	±2LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
	and repeat sweep mode 1
Analog input pins	8pins (AN ₀ to AN ₇) + 2pins (ANEX ₀ and ANEX ₁)
A-D conversion start condition	Software trigger
	A-D conversion starts when the A-D conversion start flag changes to "1"
	External trigger (can be retriggered)
	A-D conversion starts when the A-D conversion start flag is "1" and the
	ADTRG/P97 input changes from "H" to "L"
Conversion speed per pin	Without sample and hold function
	49 φAD cycles
	With sample and hold function
	28 ¢AD cycles

Note 1: Does not depend on use of sample and hold function.

Note 2: Without sample and hold function, set the ϕ AD frequency to 250kHz min.

With the sample and hold function, set the ϕ AD frequency to 1MHz min.






Figure 2.12.1 Block diagram of A-D converter




Figure 2.12.2 A-D converter-related registers (1)






Figure 2.12.3 A-D converter-related registers (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 2.12.2 shows the specifications of one-shot mode. Figure 2.12.4 shows the A-D control register in one-shot mode.

Table 2.12.2 One-shot mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except
	when external trigger is selected)
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of ANo to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.4 A-D conversion register in one-shot mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 2.12.3 shows the specifications of repeat mode. Figure 2.12.5 shows the A-D control register in repeat mode.

Table 2.12.3 Repeat mode specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Star condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of ANo to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.5 A-D conversion register in repeat mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 2.12.4 shows the specifications of single sweep mode. Figure 2.12.6 shows the A-D control register in single sweep mode.

Table 2.12.4 Single sweep mode specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition	Writing "1" to A-D converter start flag
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0", except
	when external trigger is selected)
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 2.12.6 A-D conversion register in single sweep mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 2.12.5 shows the specifications of repeat sweep mode 0. Figure 2.12.7 shows the A-D control register in repeat sweep mode 0.

Table 2.12.5 Repeat sweep mode 0 specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), or ANo to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 2.12.7 A-D conversion register in repeat sweep mode 0



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 2.12.6 shows the specifications of repeat sweep mode 1. Figure 2.12.8 shows the A-D control register in repeat sweep mode 1.

Table 2.12.6 Repeat sweep mode 1 specifications

Item	Specification
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or
	pins selected by the A-D sweep pin select bit
	Example : ANo selected ANo → AN1 → AN0 → AN2 → AN0 → AN3, etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	ANo (1 pin), ANo and AN1 (2 pins), ANo to AN2 (3 pins), ANo to AN3 (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 2.12.8 A-D conversion register in repeat sweep mode 1



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(a) Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 fAD cycle is achieved. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

(b) Extended analog input pins

In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0.

When bit 6 of the A-D control register 1 (address 03D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1.

(c) External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion.

When bit 6 of the A-D control register 1 (address 03D716) is "1" and bit 7 is "1", input via ANo to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 2.12.9 is an example of how to connect the pins in external operation amp mode.




Figure 2.12.9 Example of external op-amp connection mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.13 D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

V = VREF X n / 256 (n = 0 to 255)

VREF: reference voltage

Table 2.13.1 lists the performance of the D-A converter. Figure 2.13.1 shows the block diagram of the D-A converter. Figure 2.13.2 shows the D-A converter equivalent circuit.

Table 2.13.1 Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels




Figure 2.13.1 Block diagram of D-A converter




Figure 2.13.2 D-A control register




Figure 2.13.3 D-A converter equivalent circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.14 CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 2.14.1 shows the block diagram of the CRC circuit. Figure 2.14.2 shows the CRC-related registers. Figure 2.14.3 shows the calculation example using the CRC calculation circuit




Figure 2.14.1 Block diagram of CRC circuit




Figure 2.14.2 CRC-related registers






Figure 2.14.3 Calculation example using the CRC calculation circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15 Expansion Function

2.15.1 Expansion function description

Expansion function cousists of OSD display function, data slicer fanction, data encoder function and humming decoder function. Each function is controld by expansion memories.

(1) OSD function

Character is consisted of 12 X 10 dots, can display 40 (horizontal) X 25 (vertical) on the fixed line. And also, can be written over with built-in composite RAM.

M306H0SFP can be reduced external circuit by built-in SYNC-SEP (synchronous separate) and synchronous correction circuit. And it also can reduce error of character display at superimpose.

Table 2.15.1 OSD function outline

Screen composition	40 characters X 25 lines Fixed line display
	(at scrolling 40 characters X 24 lines)
Number of characters displayed	1000 (Max.)
Character composition	12 X 10 dot matrix
	(horizontal direction : 12 dots, vertical direction : 10 dots)
Characters available	Font RAM : 256 characters
	Composite RAM(SYRAM) : 15 characters
Character sizes available	Horizontal: one time, two times
	Vertical : one time, two times
	setting by every line
Display locations available	Horizontal direction: 486 locations
	Vertical direction: 235 locations
Blinking	Character units
	Cycle: approximately 1 second, or approximately 0.5 seconds (per screen)
	Duty 25%, 50% or 75% (per screen)
Coloring	Character coloring: 8 colors choices per character
	Character Background coloring: 8 colors choices per character
	Background coloring: 8 colors choices per screen
Blanking	Character blanking
	Matrix-outline
	Halftone blanking
	Can be set by every line
Superimpose	Can be displayed
	(PAL/SECAM)(monotone display)
Synchronous signal	Composite synchronous signal generate (only PAL)
	Composite video signal generate (only PAL)
Scrolling	The top and bottom smooth scroll of the soft control
General-purpose output ports	Combined port output : 9
	(switching to R,G,B,GRAY,BLNK,CSYN,SLICEON, EDO1, EDO2 output)
Synchronous correction circuit	Built-in
Synchronous separation circuit	Built-in

(2) Data slicer function

Corresponds to TELETEXT, VPS, and VBI data

(3) Data encoder function

Encode VBI data

(4) Humming decoder function

8/4 humming and 24/18 humming






Figure 2.15.1 Block diagram of expansion function




Figure 2.15.2 Block diagram of video generator

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.2 Expansion memory

Expansion function memory is divided by 6 patterns; display RAM, Font RAM, SYRAM, Slice RAM, VBIRAM and expansion register. (Humming decoder operates by the register placed on SFR). Data writing and read out to these RAM and the expansion register are carried out 16 bit unit by the data setting register (addresses 020216 to 021816) placed on SFR.

Contents of each memory and data setting register are shown in Table 2.15.2.

Table 2.15.2 Expansion memory composition

Expansion memory	Contents	Data setting register
Display RAM	1 screen (40 characters × 25 lines) display character setting. RAM font (character code), character color, character backgroud color, blinking, SYRAM font (character code) and SYRAM character color are specified by 1 character unit.	Display RAM address control register (020216) Display RAM data control register (020416)
Font RAM	255 character fonts setting.	Font RAM address control register (020616) Font RAM data control register (020816)
SYRAM	15 composite character fonts setting.	SYRAM address control register (020A ₁₆) SYRAM data control register (020C ₁₆)
Slice RAM	Store slice data.	Slice RAM address control register (020E16) Slice RAM data control register (021016)
VBIRAM	VBI encode data setting.	VBIRAM address control register (021216) VBIRAM data control register (021416)
Expansion register	This register controls OSD display, data slicer and VBI encoder.	OSD register address control register (021616) OSD register data control register (021816)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.3 Display RAM

Set 1 screen (40 characters X 25 lines) display character.

1 character display character setting is consists is 2 addresses (even address 16 bits + odd address 8 bits), set characters available, character color, blinking, character background color, SYRAM available and SYRAM color. Display RAM composition is shown in Table 2.15.3.

Table 2.15.3 Display RAM composition

Address (CA10 to CA0)	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	Remarks
000.0	_	BB	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 0th
00016	0	Charac	cter back	ground	Blinking	Cha	racter o	color			Font	RAM ch	naracter	code			Character setting of the oth
004	0	0	0	0	0	0	0	0	SB	SG	SR		SYC3	SYC2	SYC1	SYC0	ah ana atau at iba Oib Ba a
00116	Ů	ľ	Ŭ	Ü	U	0	0	0	SYRAM	character co	ode(Note)	Ů	SYR	AM charact	er code(Not	e)	character of the 0th line.
00216	0	ВВ	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4	C3	C2	C1_	C0	Character setting of the first
00316	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	character of the 0th line.
00416	0	ВВ	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4_	C3	C2	C1	C0	Character setting of the second
00516	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	character of the 0th line.
00616																	Character setting of the third character of the 0th line.
								:									:
7CB16																	Character setting of the 37th character of the 24th line.
7CC16	0	ВВ	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 38th
7CD16	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	character of the 24th line.
7CE16	0_	ВВ	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	Character setting of the 39th
7CF16	0	0	0	0	0	0	0	0	SB	SG	SR	0	SYC3	SYC2	SYC1	SYC0	Character of the 24th line.

Note: SYRAM setting bit is G1character setting bit when set 0016 to font RAM character code. (Refer to Teletext G1 character display for detal)

Set accessing address (CA10 to CA0) (shown in Table 2.15.3) to display RAM address control register (address 020216), and write data (CD15 to CD0) from display RAM data control register (address 020416). After data accessing fixed, display RAM address control register iuncrements address automatically. Then, writing next address data is possible.

Display RAM bit composition is shown in Figure 2.15.3, Display RAM access registers are shown in Figure 2.15.4, Display RAM data access block diagram is shown in Figure 2.15.5, and Address map is shown in Figure 2.15.6 and Figure 2.15.7.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Display RAM bit composition

Even	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	
address	—	BB	BG	BR	BLINK	СВ	CG	CR	C7	C6	C5	C4	C3	C2	C1	C0	
Odd	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	
Odd	0010	0017	1 2 3	0012	0011	0010	ODS	ODO	001	000	000	007		002		-	

Odd	_CD15_	_CD14_	_CD13_	CD12_	_CD11_	_CD10_	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	
address	0	0	0	0	0	0	0	0	SB	SG	SR		SYC3	SYC2	SYC1	SYC0	

Bit	Bit name	Function
C0	Font RAM bit	Set font RAM character code.
C1		
C2	1	Character and 200 is a surrenanted to telephone O4 above the
C3	1	Character code 0016 is corresponded to teletext G1 character. (Refer to "Teletext G1 character display".)
C4		(Note: to Toletext OT character display .)
C5		
C6		
C7		
CR	Character color bit	Set color code of font RAM character color (Note 2)
CG		
СВ		
BLINK	Blinking bit	0 : Do not blink
		1 : Blink
BR	Character background color bit	Set color code of font RAM character background color (Note 2)
BG		
BB		
_	_	Must always be set to "0".
SYC0	SYRAM bit	Set SYRAM character code which composes to font RAM
SYC1		setting by C0 to C7. When it is not composed, set character code F16.
SYC2		These bit are teletext G1 character setting bit when C7 to C0 is
SYC3		0016 setting.
_	_	Must always be set to "0".
SR	SYRAM color bit	Set color code of SYRAM color (Note 2).
SG]	These bit are teletext G1 character setting bit when C7 to C0 is
SB	1	0016 setting.

Notes 1. The contents of display RAM is indefinite at reset.

2. Color code setting

C	color coc	le	Color setting
В	G	R	Color setting
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

Color code (R, G, B) is corresponded to character color bit (CR, CG, CB), Character backgroud color bit (BR,BG, BB) and SYRAM color bit (SR, SG, SB).

Refer to expansion register composition (Address 0A₁₆) for color setting at expansion register GRYON = "1".

Figure 2.15.3 Display RAM bit composotion




Figure 2.15.4 Display RAM access registers




Figure 2.15.5 Display RAM access block diagram

A 04C 04E		09E 09F	OEE OEF	13E 13F	18E 18F	1DE 1DF	22E 22F	27E 27F	2CE 2CF	31E 31F	36E 36F	3BE 3BF	40E 40F	45E 45F	4AE 4AF	4FE 4FF	54E 54F
04C		09C 98D	OEC OED	13C 13D	18C 18D	1DC 1DD	22C 22D	27C 27D	2CC 2CD	31C 31D	36C 36D	3BC 3BD	40C 40D	45C 45D	4AC 4AD	4FC 4FD	54C 53D
04A		09A 09B	OEA OEB	13A 13B	18A 18B	1DA 1DB	22 A 22 B	27.A 27.B	2CA 2CB	31A 31B	36A 36B	3BA 3BB	40A 40B	45A 45B	4AA 4AB	4FA 4FB	54A 54B
048		860	0E8 0E9	138 139	188	1D8 1D9	228	278 279	2C8 2C9	318 319	368	3B8 3B9	408	458 459	4A8 4A9	4F8 4F9	548 549
046	047	960	0E6 0E7	136 137	186 187	1D6 1D7	226 227	276 277	2C6 2C7	316 317	366 367	3B6 3B7	406	456 457	4A6 4A7	4F6 4F7	546 547
		094	0E4 0E5	134	184 185	1D4 1D5	224	274 275	2C4 2C5	314	364	3B4 3B5	404	454 455	4A4 4A5	4F4 4F5	544 545
_	043	092	0E2 0E3	132	182 183	1D2 1D3	222	272 273	2C2 2C3	312	362 363	3B2 3B3	402	452 453	4A2 4A3	4F2 4F3	542 543
040	041	090	0E0 0E1	130	180 181	1D0 1D1	220	270	2C0 2C1	310	360 361	3B0 3B1	400	450 451	4A0 4A1	4F0 4F1	540
03E	03F	08E 08F	ODE ODF	12E 12F	17E 17F	1CE 1CF	21E 21F	26E 26F	2BE 2BF	30E 30F	35E 35F	3AE 3AF	3FE 3FF	44E 44F	49E 49F	4EE 4EF	53E 53F
03C	03D	08C 08D	0DC 0DD	12C 12D	17C 17D	1CC 1CD	21C 21D	26C 26D	2BC 2BD	30C 30D	35C 35D	3AC 3AD	3FC 3FD	44C 43D	49C 49D	4EC 4ED	53C 53D
03A	03B	08A 08B	ODA ODB	12A 12B	17A 17B	1CA 1CB	21A 21B	26A 26B	2BA 2BB	30A 30B	35A 35B	3AA 3AB	3FA 3FB	44A 44B	49A 49B	4EA 4EB	53A 53B
038	039	088	0D8 0D9	128 129	178 179	1C8 1C9	218 219	268 269	2B8 2B9	308 309	358 359	3A8 3A9	3F8 3F9	448 449	498 499	4E8 4E9	538 539
980	037	086 087	0D6 0D7	126 127	176 177	1C6 1C7	216 217	266 267	2B6 2B7	306	356 357	3A6 3A7	3F6 3F7	446 447	496 497	4E6 4E7	536 537
034	\rightarrow	084 085	0D4 0D5	124 125	174 175	1C4 1C5	214 215	264 265	2B4 2B5	304 305	354 355	3A4 3A5	3F4 3F5	444 445	494 495	4E4 4E5	534 535
032		082 083	0D2 0D3	122 123	172 173	1C2 1C3	212 213	262 263	2B2 2B3	302 303	352 353	3A2 3A3	3F2 3F3	442 443	492 493	4E2 4E3	532 533
030	\rightarrow	080	0D0 0D1	120	170 171	1C0 1C1	210 211	260 261	2B0 2B1	300	350 351	3A0 3A1	3F0 3F1	4 4 1	490	4E0	530
02E		07E 07F	OCE OCF	11E 11F	16E 16F	1BE 1BF	20E 20F	25E 25F	2AE 2AF	2FE 2FF	34E 34F	39E 39F	3EE 3EF	43E 43F	48E 48F	4DE 4DF	52E 52F
02C		07C 07D	000	11C 11D	16C 16D	1BC 1BD	20C 20D	25C 25D	2AC 2AD	2FC 2FD	34C 23D	39C	3EC 3ED	43C 43D	48C 48D	4DC 4DD	52C 52D
		07A 07B	OCA OCB	11A 11B	16A 16B	1BA 1BB	20A 20B	25A 25B	2AA 2AB	2FA 2FB	34A 34B	39A 39B	3EA 3EB	43A 43B	48A 48B	4DA 4DB	52A 52B
028	-	078	000	118	168	1B8 1B9	208	258	2A8 2A9	2F8 2F9	348	398	3E8 3E9	438	488	4D8 4D9	528 529
026	-	076	0C6 0C7	116	166 167	1B6 1B7	206	256	2A6 2A7	2F6 2F7	346	396	3E6	436	486	4D6 4D7	526 527
024	-	074	0C4 0C5	114	164	1B4 1B5	204	254	2A4 2A5	2F4 2F5	344	394	3E4	434	484	4D4 4D5	524
-	023	072	0C2 0C3	112	162	1B2 1B3	202	252	2A2 2A3	2F2 2F3	342	392	3E3	432	482	4D2 4D3	522
020		070	900	110	160	1B0 1B1	200	250	2A0	2F0 2F1	340	390	3E0	430	480	4 D0 4 D1	520
	O1F	06E	0 0BF	10E 0 10F	15E 15F	1AE 1AF	五 五 五 五	24E 0 24F	29E 29F	2 2EE	33E 33F	38E 38F	3DE 3DF	42E 7 42F	47E 7 47F	2 4CE 2 4CF	51E 51F
	B 01D	A 06C B 06D	A 0BC B 0BD	A 10C	A 15C B 15D	A 1AC B 1AD	A 1FC B 1FD	A 24C B 24D	A 29C B 29D	A 2EC B 2ED	A 33C B 33D	A 38C B 38D	A 3DC B 3DD	A 42C B 42D	A 47C B 47D	A 4CC B 4CD	A 51C B 51D
8 01A		8 06A 9 06B	8 0BA 9 0BB	8 10A 9 10B	8 15A 9 15B	8 1AA 9 1AB	8 1FA 9 1FB	8 24A 9 24B	8 29A 9 29B	8 2EA 9 2EB	8 33A 9 33B	8 38A 9 38B	8 3DA 9 3DB	8 42A 9 42B	8 47A 9 47B	8 4CA 9 4CB	8 51A 9 51B
_	-	690 2 7 069	6 0B8 7 0B9	6 108	6 158 7 159	.6 1A8 .7 1A9	6 1F8 7 1F9	6 248 7 249	6 298 7 299	6 2E8	6 338 7 339	6 388	6 3D8 7 3D9	6 428 7 429	6 478 7 479	6 4C8 7 4C9	6 518 7 519
	5 017	34 066 35 067	34 0B6 35 0B7	106 107	156 15 157	4 1A6 5 1A7	74 1F6	14 246 15 247	296 296 35 297	34 2E6 35 2E7	336 337	386 387	3D6 3D7	426 5 427	.4 476 .5 477	34 4C6 35 4C7	4 516 5 517
12 014		062 064 063 065	0B2 0B4 0B3 0B5)2 104)3 105	52 154 53 155	\2 1A4 \3 1A5	1F2 1F4 1F3 1F5	12 244 13 245	32 294 33 295	22 2E4	332 334 333 335	382 384 383 385	3D2 3D4 3D3 3D5	22 424 23 425	472 474 473 475	4C2 4C4 4C3 4C5	512 514 513 515
10 012				00 102 01 103	50 152 51 153	1A0 1A2 1A1 1A3		40 242 41 243	290 292 291 293	E0 2E2				20 422 21 423			510 51 511 51
00E 010)F 0,1	05E 060 05F 061	0AE 0B0 0AF 0B1	0FE 100 0FF 101	14E 150 14F 151	19E 1A	H 1F	23E 240 23F 241	28E 29 28F 29	2DE 2E0 2DF 2E1	32E 330 32F 331	37E 380 37F 381	SE 3D0 SF 3D1	IE 420 IF 421	46E 470 46F 471	4BE 4C0 4BF 4C1	50E 51 50F 51
		05C 05 05D 06	OAC OAE OAD OAF	OFC OF	14C 14	19C 19 19D 19	1EC 1EE 1F0 1ED 1EF 1F1	23C 23	28C 28	2DC 2E 2DD 2E	32C 32 32D 32	37C 37 37D 37	3CC 3CE 3	41C 41E 41D 41F	46C 46 46D 46	4BC 4BE 4BD 4BF	50C 5C 50D 5C
00 A 00		05A 06 05B 06	0AA 0/ 0AB 0/	OFA OF	14A 14 14B 14	19A 19 19B 19	1EA 1E	23A 23 23B 23	28A 28 28B 28	2DA 2C 2DB 2C	32A 32 32B 32	37A 37 37B 37	3CA 3C 3CB 3C	1A 1 1B 4 4	46A 46 46B 46	4BA 4E 4BB 4E	50A 50 50B 50
008 00		058 06 059 06	0A8 04 0A9 04	0F8 0F	148 14 149 14	198 19 199 19	1E8 1E	238 23	288 28 289 28	2D8 2E 2D9 2E	328 32 329 32	378 37 379 37	3C8 3C	418 41A 419 41B	468 46 469 46	4B8 4E 4B9 4E	508 50 509 50
000 000		056 06 057 06	0A6 07	0F6 0F	146 14 147 14	196 19 197 19	1E6 1E 1E7 1E	236 23	286 28 287 28	2D6 2E 2D7 2E	326 32 327 32	376 37 377 37	3C6 3C	416 41 417 41	466 46 467 46	4B6 4E	506 50 507 50
004 00		054 00	0A4 0/ 0A5 0/	0F4 0I 0F5 0I	144 14 145 14	194 19 195 19	1E4 18	234 23	284 28 285 28	2D4 2I 2D5 2I	324 3; 325 3;	374 37 375 37	3C4 3C	414 4 [.]	464 46 465 46	4B4 4E	504 50 505 50
002 00		052 OE	0A2 0/	0F2 0F	142 14 143 14	192 19 193 19	1E2 1E	232 23	282 28	2D2 2E 2D3 2E	322 33 323 33	372 37 373 37	3C2 3C	12 4 4	462 46 463 46	4B2 4E	502 50 503 50
000		050 000	0A0 0A1 0	0F0 0I	140 14 141 14	190 19 191 19	160 18	230 23	280 28	2D0 2I 2D1 2I	320 3; 321 3;	370 37 371 35	3C0 3C	410 412 411 413	460 46 461 46	4B0 4E	500 50
		_		3	4	2										15	
9	פַ	Line	Line 2	Line	Line	Line	Line 6	Line 7	Line 8	Line 9	Line 10	Line 11	Line 12	Line 13	Line 14	Line	Line 16

Figure 2.15.6 Address map 1 (continued)



39									
xer 3	59E 59F	шь	шц	шц	шь	шц	шμ	7CE 7CF	
- Character 39		C SEE D SEF	C 63E D 63F	C 68E D 68F	C 6DE D 6DF	C 72E D 72F	C 77E D 77F	C 7CE D 7CF	
5	A 59C B 59D	A SEC B SED	A 63C B 63D	A 68C B 68D	A 6DC B 6DD	A 72C B 72D	A 77C B 77D	A 7CC B 7CD	
	8 59A 9 59B	8 5EA 9 5EB	8 63A 9 63B	8 68A 9 68B	8 6DA 9 6DB	8 72A 9 72B	8 77A 9 77B	8 7CA 9 7CB	
	598	5E8 5E9	638	889	6D8 7 6D9	728	778	3 7C8 7 7C9	
	596	5E6 5E7	636	686	6D6 6D7	726	777	7C6 7C7	
1	594 595	5E4 5E5	634	684 685	6D4 6D5	724	774 775	7C4 7C5	
	592 593	5E2 5E3	632 633	682 683	6D2 6D3	722	772 773	7C2 7C3	
	590 591	5E0 5E1	630	680	6D0 6D1	720	770	7C0 7C1	
	58E 58F	5DE 5DF	62E 62F	67E 67F	6CE 6CF	71E 71F	76E 76F	7BE 7BF	Ċ
	58C 58D	5DC 5DD	62C 62D	67C 67D	900 900	71C 71D	76C 76D	7BC 7BD	8 bits
	58A 58B	5DA 5DB	62A 62B	67A 67B	6CA 6CC 6CB 6CD	71A 71B	76A 76B	7BA 7BB	e 1)
	588 589	5D8 5D9	628 629	678 679	809 609	718 719	768 769	7B8 7B9	figur
	586 587	5D6 5D7	626 627	676 677	6C6 6C7	716	766 767	7B6 7B7	the
	584 585	5D4 5D5	624 625	674 675	6C4 6C5	714	764	7B4 7B5	w the display RAM address. Iress (upper stage in the figure 1) 16 bit + odd number address (lower step in the figure 1) 8 bits).
	582 583	5D2 5D3	622 623	672 673	6C2 6C3	712	762 763	7B2 7B3	er st
	580 581	5D0 5D1	620 621	670 671	6C0 6C1	710	760	7B0 7B1	wol)
	57E 57F	5CE 5CF	61E 61F	66E 66F	6BE 6BF	70E 70F	75E 75F	7AE 7AF	Iress
	57C 57D	50C 50C	61C 61D	990 96D	6BC 6BD	70C 70D	75C 75D	7AC 7AD	r adc
	57A 57B	5CA (61A 61B	66A 66B	6BA 6BB	70A 70B	75A 75B	7AA 7AB	mpe
	578 579	5C8 5C9	618	699	6B8 6B9	708	758	7A8 7A9	nu p
	576 577	5C6 5C7	616	999	6B6 6B7	707	756	7A6 7A7	00 +
	574 575	5C4 5C5	614	664	6B4 6B5	704	754	7A4 7A5	6 bit
	572 573	5C2 5C3	612	662	6B2 6B3	702	752	7A2 7A3	1) 1
	570 t	500 6	610 (611 (6	660 6	6B0 (6B1 (6	700	750	7A0 7	ss. igure
	56E E	5BE 5	9 409 60F	65E 6	6AE 6	6FE 7 6FF 7	74E 7	79E 7	ddre the 1
	56C 5	5BC 5	9 G09 60D 6	65C 6	6AC 6	6FC 6	74C 7	79C 7	yM a
	56A (5	5BA 6	60A 6	65A (6	6AA 6	6FA 6	74A 7	79A 7	ay R.
	568 5	5B8 5 5B9 5	9 609	658 e	6A8 6 6A9 6	6F8 6F9 6	748 7	798 7 799 7	displa
	566 5	5B6 5 5B7 5	9 909	9 929	6A6 6 6A7 6	6F6 6 6F7 6	746 7	796 7 797 7	the (sss (r
	564 5	5B4 5 5B5 5	604 6	654 6 655 6	6A4 6	6F6 6 6F5 6	744 7	794 7 795 7	show
	562 5 563 5	5B2 5 5B3 5	602 6	652 6 653 6	6A2 6 6A3 6	6F2 6 6F3 6	743 7	792 7 793 7	xes s
	560 5 561 5	5B0 5 5B1 5	600 6	650 6 651 6	6A0 6 6A1 6	6F0 6 6F1 6		790 7 791 7	1. The hexadecimal numbers in the boxes sho 2. A character is set in 2 addresses (even add
1	55E 56	5AE 51 5AF 51	5FE 6	64E 69	69E 6,	6EE 61	73C 73E 740 73D 73F 741		in these
	55C 58	5AC 5/ 5AD 5/	SFC SF SFD SI	64C 64 64D 64	99 G69	6EC 66	3C 7	78C 78E 78D 78F	bers 2 add
	55A 58 55B 58	5AA 5/ 5AB 5/	5FA 5F 5FB 5F	64A 6, 64B 6,	69 A 69 69B 69	6EA 66	73A 73 73B 73	78A 78 78B 78	t in 2
	558 55 559 55	5A8 5A 5A9 5A	5F8 5F 5F9 5F	648 64 649 64		6E8 6E	738 73 739 73	788 789 78	is se
	556 55 557 55	5A6 57 5A7 57	5F6 5F 5F7 5F	646 6 ² 647 6 ²	696 698 697 699	6E6 6E 6E7 6E	736 73 737 73	786 78 787 78	acter
-		5A4 54 5A5 54	5F4 5F 5F5 5F	644 6 ² 645 6 ²		6E4 6E 6E5 6E		784 78 785 78	e he)
ter 0		5A2 5A 5A3 5A		642 64 643 64				782 78 783 78	1. Th
Character 0	550 552 551 553	5A0 5A 5A1 5A	5F0 5F2 5F1 5F3	640 64 641 64	90 692 91 693	50 6E2	730 723 731 733	780 78 781 78	Notes 1. The hexadecimal numbers in the boxes show the display RAM address 2. A character is set in 2 addresses (even address (upper stage in the fig
Ö					690	2 6E0 6E1			Ĭ
	Line 17	Line 18	Line 19	Line 20	Line 21	Line 22	Line 23	Line 24	

Figure 2.15.7 Address map 2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Teletext G1 character display

Can display teletext G1 character by setting character code 0016 to font RAM bit (C7 to C0) of display RAM. SYRAM setting is invalid when set 0016 to font RAM bit (C7 to C0), set G1 character by G1 character bit (G0 to G5) and G1character form bit(G6). At the time, set 0 to all addresses of font RAM code 0016 (font RAM addresses 00016 to 00916).

Display RAM composition at G1 character display is shown in Figure 2.15.8.

Even	CD15	CD14		CD12	CD11	CD10		CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
address	_	BB	BG	BR	BLINK	СВ	CG	CR	0 (C7)	0 (C6)	0 (C5)	0 (C4)	(C3)	0 (C2)	0 (C1)	(C0)
Odd		CD14		CD12	CD11	CD10		CD8	CD7 G6 (SB)	CD6	CD5	CD4	CD3 G3	CD2 G2	CD1 G1	CD0 G0
address	0	0	0	0	0	0	0	0	(SB)	G5 (SG)	G4 (SR)	_	(SYC3)	(SYC2)	(SYC1)	(SYCO
_															_	
L	Bit		E	Bit nam	е					Fund	ction					
	0(C0)	Fo	nt RAM	bit			Set 0016									
	0(C1)						At the tir	ne , set	space ir	n font R	AM(0016	6).				
_	0(C2)	_														
-	0(C3)	4														
-	0(C4)	4														
-	0(C5)	-														
-	0(C6) 0(C7)	+														
-	CR	G1	charact	er color	hit		Set colo									
	CG	٦,	onaraot	.01 00101	Dit		001 0010									
	СВ	1														
	BLINK	Bli	nking bit	:			0 : Do no	ot blink								
							1 : Blink Set color code of G1 character background color.									
	BR	_	charact	er back	ground		Set colo									
	BG	col	or bit													
	BB															
_							Must alw									
1	G0(SYC) G1	charact	ter bit(1))		Set G1 o		•							
	04/02/04	\dashv					(Refer to	i ille ille.	i paye.)						
	G1(SYC1 G2(SYC2	<u> </u>														
	G2(S1C2 G3(SYC3	_														
F		''					Must alw	avs be	set to "C)".					-	
-	G4(SR)	G1	charact	ter bit(1)			Set G1 o									
	G5(SG)	_		- (-)			(Refer to		•							
	G6(SB)	G1	charact	er form	bit		0 : Conti			fer to th	e next p	age)				
							-								_	

Figure 2.15.8 Display RAM bit composotion(at G1 character displaying)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

G1 character composition

Set G1 character by display RAM G1 character bit (G0 to G5) and G1 character form bit(G6). G1 character composition is shown in Figure 2.15.9. G1 character is divided to 6 blocks (refer to Figure 2.15.9), and set character by G0 to G5 in each block. Also, G1 character form is set by G6. Can display 64 patterns G1 character by using G0 to G5. G1 character composition is shown in Figure 2.15.10.




Figure 2.15.9 G1 character composition




Figure 2.15.10 G1 character setting

Set 0 to G0 to G5 when use font RAM code 0016 as normal character. However, SYRAM can not be displayed.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.4 Font RAM

Character font composited horizontal direction 12 dots X vertical direction 10 dots is set to font RAM code 0016 to FF16 (255 available, 7F16:blank code).

1 character setting is 10 address composite (12-bit X 10 addresses).

Setting character is displayed by specifying font RAM code to font RAM bit of display RAM. Font RAM code 0016 is corresponds to Teletext G1 character. Then, font RAM code 7F16 is fixed by blank, character font setting to this code is disable. Font RAM composition is shown in Table 2.15.4.

Table 2.15.4 Font RAM composition

Font RAM addresses (FA11 to FA0)	FD11	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0	Remarks
00016	F0B	F0A	F09	F08	F07	F06	F05	F04	F03	F02	F01	F00	Font RAM code (0016)
00116	F1B	F1A	F19	F18	F17	F16	F15	F14	F13	F12	F11	F10	` ′
00216	F2B	F2A	F29	F28	F27	F26	F25	F24	F23	F22	F21	F20	
00316	F3B	F3A	F39	F38	F37	F36	F35	F34	F33	F32	F31	F30	
00416	F4B	F4A	F49	F48	F47	F46	F45	F44	F43	F42	F41	F40	
00516	F5B	F5A	F59	F58	F57	F56	F55	F54	F53	F52	F51	F50	
00616	F6B	F6A	F69	F68	F67	F66	F65	F64	F63	F62	F61	F60	
00716	F7B	F7A	F79	F78	F77	F76	F75	F74	F73	F72	F71	F70	
00816	F8B	F8A	F89	F88	F87	F86	F85	F84	F83	F82	F81	F80	
00916	F9B	F9A	F99	F98	F97	F96	F95	F94	F93	F92	F91	F90	
00A16													
:													
00F16													
01016	F0B	F0A	F09	F08	F07	F06	F05	F04	F03	F02	F01	F00	Font RAM code (0116)
:	:	:		:		:	:	:	:	1	:	1	` ′
01916	F9B	F9A	F99	F98	F97	F96	F95	F94	F93	F92	F91	F90	
02016													Font RAM code (0216)
:						:							:
FD916													Font RAM code (FD16)
FE016	F0B	F0A	F09	F08	F07	F06	F05	F04	F03	F02	F01	F00	Font RAM code (FE16)
:	:	:	1	:	1	:	:	:	:	:	:	:	, ,
FE916	F9B	F9A	F99	F98	F97	F96	F95	F94	F93	F92	F91	F90	
FF016	F9B	F0A	F09	F08	F07	F06	F05	F04	F03	F02	F01	F00	Font RAM code (FF16)
	:	:		:	:	:	:	:	:	1	:	:	ì í
FF916	F9B	F9A	F99F	F98F	F97	F96	F95	F94	F93	F92	F91	F90	

For accessing to font RAM data, set accessing address (FA11 to FA0) (shown in Table 2.15.4) to font RAM address control register (020616). Then write data (FD11 to FD0) by font RAM data control register (020816. After data accessing fixed, font RAM address control register increments address automatically. Then, next address data writing is possible. Do not access to unused area (addresses xA16 to xF16) of each Font RAM codes. But, when write data in succession, jump unused area and increments address automatically. (ex. increment automatically from address 00916 to 01016).

Font composition is shown in Figure 2.15.11, Setting example is shown in Figure 2.15.12, Font RAM access registers are shown in Figure 2.15.13 and Font RAM access block diagram is shown in Figure 2.15.14.




Figure 2.15.11 Font composition






Figure 2.15.12 Setting example of font RAM




Figure 2.15.13 Font RAM access registers






Figure 2.15.14 Font RAM access block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.5 SYRAM

Character font composite horizontal direction 12 dots X vertical direction 10 dots is set to SYRAM code 016 to E16 (15 available).

Setting composite character is composed to font RAM by specifying SYRAM code to SYRAM bit of display RAM. Then, SYRAM code F16 is fixed by blank, character font setting to this code is disable. Use F16 when SYRAM is not composed to character.

SYRAM composite is shown in Table 2.15.5.

Table 2.15.5 SYRAM composition

Font RAM addresses (FA10 to FA0)	YD12	YD11	YD10	YD9	YD8	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0	Remarks
0016	SYEX0	SY0B	SY0A	SY09	SY08	SY07	SY06	SY05	SY04	SY03	SY02	SY01	SY00	SYRAM code (016)
0116	SYEX1	SY1B	SY1A	SY19	SY18	SY17	SY16	SY15	SY14	SY13	SY12	SY11	SY10	` ′
0216	SYEX2	SY2B	SY2A	SY29	SY28	SY27	SY26	SY25	SY24	SY23	SY22	SY21	SY20	
0316	SYEX3	SY3B	SY3A	SY39	SY38	SY37	SY36	SY35	SY34	SY33	SY32	SY31	SY30	
0416	SYEX4	SY4B	SY4A	SY49	SY48	SY47	SY46	SY45	SY44	SY43	SY42	SY41	SY40	
0516	SYEX5	SY5B	SY5A	SY59	SY58	SY57	SY56	SY55	SY54	SY53	SY52	SY51	SY50	
0616	SYEX6	SY6B	SY6A	SY69	SY68	SY67	SY66	SY65	SY64	SY63	SY62	SY61	SY60	
0716	SYEX7	SY7B	SY7A	SY79	SY78	SY77	SY76	SY75	SY74	SY73	SY72	SY71	SY70	
0816	SYEX8	SY8B	SY8A	SY89	SY88	SY87	SY86	SY85	SY84	SY83	SY82	SY81	SY80	
0916	SYEX9	SY9B	SY9A	SY99	SY98	SY97	SY96	SY95	SY94	SY93	SY92	SY91	SY90	
0A16														
0F16														
1016	SYEX0	SY0B	SY0A	SY09	SY08	SY07	SY06	SY05	SY04	SY03	SY02	SY01	SY00	SYRAM code (116)
:	:		:	:	1	:	:	:	:	:	:	:	:	
1916	SYEX9	SY9B	SY9A	SY99	SY98	SY97	SY96	SY95	SY94	SY93	SY92	SY91	SY90	
2016														SYRAM code (216)
						:								:
C916														SYRAM code (C ₁₆)
D016	SYEX0	SY0B	SY0A	SY09	SY08	SY07	SY06	SY05	SY04	SY03	SY02	SY01	SY:00	SYRAM code (D16)
	:	1	- 1	:	1	:	:	:	:	:	:	:		
D916	SYEX9	SY9B	SY9A	SY99	SY98	SY97	SY96	SY95	SY94	SY93	SY92	SY91	SY90	
E016	SYEX0	SY9B	SY0A	SY09	SY08	SY07	SY06	SY05	SY04	SY03	SY02	SY01	SY00	SYRAM code (E ₁₆)
ļ :	:		1	:	1	:	:	:	:	:	:	:	1	
E916	SYEX9	SY9B	SY9A	SY99	SY98	SY97	SY96	SY95	SY94	SY93	SY92	SY91	SY90	

For accessing to SYRAM data, set accessing address (YA7 to YA0) (shown in Table 2.15.5) to SYRAM address control register (020A16). Then write data (YD12 to YD0) by SYRAM data control register (020C16). When end the accessing, SYRAM address control register increments address automatically. Then, next address data writing is possible. Do not access to unused area (addresses xA16 to xF16) of each SYRAM codes. But, when write data in succession, jump unused area and increments address automatically. (ex. increment automatically from address 0916 to 1016).

Setting example is shown in Figure 2.15.15, SYRAM access registers are shown in Figure 2.15.16 and SYRAM access block diagram is shown in Figure 2.15.17.




Figure 2.15.15 Setting example of SYRAM




Figure 2.15.16 SYRAM access registers






Figure 2.15.17 SYRAM access block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Compositing font RAM and SYRAM

Can composite characters in font RAM with SYRAM.

The compositing method is determined by the SYEXx color expansion bit and the HIDE register (address 0D₁₆).

For dot lines where SYEXx = 0, the SYRAM color is set by the display RAM's SR, SG, and SB irrespective of the HIDE register's content.

If the HIDE register's content is 0, the SYRAM color for dot lines where SYEXx = 1 is set by the registers LINER, LINEG, and LINEB (address 0816).

If the HIDE register's content is 1, the font RAM part of the dot lines where SYEXx = 1 is overwritten in HIDE mode with colors set by the registers LINER, LINEG, and LINEB irrespective of the font RAM's content and color. The color of the SYRAM part is set by the display RAM's SR, SG, and SB as in the case of dot lines where SYEXx = 0.

Figure 2.15.18 shows an example for each instance of compositing.




Figure 2.15.18 Compositing example



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.6 Slice RAM

Store 18-line slice data. There are 3 types of Slice data: PDC, VPS and VBI. All data are stored to addresses which corresponds to slicing line (ex. 22 line' data is stored to addresses 20016 to 21716). 24 addresses (SR00x to SR17x) are prepared for 1 line, slice data is stored in order from LSB side. Then, slice datas and field information are stored to the top address of each line. Slice RAM composite is shown in Table 2.15.6.

Table 2.15.6 Slice RAM composition

Slice RAM addresses (SA9 to SA0)	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	Remarks
00016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	6th line or 318th line
00116	SR01F	SR01E	SR01D	SR01C	SR01B	SR01A	SR019	SR018	SR017	SR016	SR015	SR014	SR013	SR012	SR011	SR010	slice data
:	:	:	:	:	1		:	1	:	3	:	:		:	:	:	
01616	SR16F	SR16E	SR16D	SR16C	SR16B	SR16A	SR169	SR168	SR167	SR166	SR165	SR164	SR163	SR162	SR161	SR160	
01716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
01816																	
:								Unus	ed area	a							
01F16			_														
02016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	7th line or 319 th line
	:	:	:	:	1	E	:	:	:	:	1	:	:	:	:	:	slice data
03716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
04016																	8th line to 21th line
i :																	or 320th line to 333 line
1F716																	slice data
20016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	22th line or 334th line
:	1	:	:	:	1	:	- 1	:	1	:	1	- 1		:	- 1	:	slice data
21716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
22016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001		23th line or 335th line
	:	:	:	:	- 1	:	:	:	1	:	1	:	:	:	:	:	slice data
23716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	

For accessing to slice RAM data, set accessing address (SA9 to SA0) (shown in Table 2.15.6) to slice RAM address control register (address 020E16). Then read out data from slice RAM data control register (address 021016). When end the data reading, slice RAM address control register increments address automatically. Then, next address data reading is possible. Do not access to unused area of each character codes. Must set address to each line because unused area has no address' automatically increment.

Slice RAM bit composition is shown in Figure 2.15.19, Slice RAM access registers are shown in Figure 2.15.20 and Slice RAM access block diagram is shown in Figure 2.15.21.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


The each head address of the address is corresponded to slicing line has stored next slice information.

	SR00F to SR004	SR003	SR002	SR001	SR000
PDC	0	field * (Note)	0	0	1
VPS	0	field * (Note)	0	1	0
VBI	0	field * (Note)	1	0	0
Other	0	0	0	0	0

Note: * the first field: 1 the second field: 0

(1) PDC

In case of the PDC data, 16 bits (2 data) are stored for the 1 address from the LSB side.




SR16x to SR17x are unused area.

(2) VPS


In case of the VPS data, 8 bits (a data) are stored for an address from the LSB side.

Low-order 8 bits stores the slice data. And, high-order 8 bits become warning bit, when the send data is not recognized as bi-phase type.

The case of bi-phase data ="1,0" or "0,1" (the bi-phase type) becomes "0" for this warning bit, and it becomes "1" in bi-phase data ="0,0" or "1,1" (it is not the bi-phase type). (For example, bi-phase data of SR011 is "0,0" or "1,1", "1" is set to SR019.)



SR0Ex to SR17x are unused area.



SR06x to SR17x are unused area.

Figure 2.15.19 Slice RAM bit composition






Figure 2.15.20 Slice RAM access registers




Figure 2.15.21 Slice RAM access block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.7 **VBIRAM**

Set 18-line VBI encode data. 5 addresses (8-bit X 5) are prepared for 1 line, out put data in order from LSB side in bi-phase type. Specifiy output pattern (the NRZ type) of header (clock-run in and framing code) (each line command) at addresses 0016 to 0416.

VBIRAM composite is shown in Table 2.15.7, VBI encode data composite is shown in Figure 2.15.20.

Table 2.15.7 VBIRAM composition

VBIRAM addresses (EA6 to EA0)	ED7	ED6	ED5	ED4	ED3	ED2	ED1	ED0	Remarks
0016 0116 : : 0316 0416	VF07 VF17 : : VF37 VF47	VF06 VF16 : VF36 VF46	VF05 VF15 : VF35 VF45	VF04 VF14 : VF34 VF44	VF03 VF13 : VF33 VF43	VF02 VF12 : : VF32 VF42	VF01 VF11 : VF31 VF41	VF00 VF10 : VF30 VF40	Specify Clock-run in and Framing code pattern. 1-bit corresponds to 1T (Max.40 bits). Outputs before data in each line (each line common).
0516 0616 : : 0816 0916	VR07 VR17 : VR37 VR47	VR06 VR16 : VR36 VR46	VR05 VR15 : VR35 VR45	VR04 VR14 : VR34 VR44	VR03 VR13 : VR33 VR43	VR02 VR12 : VR32 VR42	VR01 VR11 : VR31 VR41	VF00 VF10 : VF30 VF40	Specify output data of 6th line and 318th line. 1-bit corresponds to bi-phase 1-bit (4T).
0A16 : 0E16	VR07 : VR47	VR06 : VR46	VR05 : VR45	VR04 : VR44	VR03 : VR43	VR02 : VR42	VR01 : VR41	VF00 : VF40	Specify output data of 7th line and 319th line. 1-bit corresponds to bi-phase 1-bit (4T).
:									
5516 : 5916	VR07 : VR47	VR06 : VR46	VR05 : VR45	VR04 : VR44	VR03 : VR43	VR02 : VR42	VR01 : VR41	VF00 : VF40	Specify output data of 22th line and 334th line. 1-bit corresponds to bi-phase 1-bit (4T).
5A ₁₆ : 5E ₁₆	VR07 : VR47	VR06 : VR46	VR05 : VR45	VR04 : VR44	VR03 : VR43	VR02 : VR42	VR01 : VR41	VF00 : VF40	Specify output data of 23th line and 335th line. 1-bit corresponds to bi-phase 1-bit (4T).




Figure 2.15.22 VBIRAM encode data composition

For accessing to VBIRAM data, set accessing address (EA) (shown in Table 2.15.7) to VBIRAM address control register (address 021216). Then write data (ED) from VBIRAM data control register (address 021416). When end the data accessing, VBIRAM address control register increments address automatically. Then, next address data writing is possible.

VBIRAM access registers are shown in Figure 2.15.23 and VBIRAM access block diagram is shown in Figure 2.15.24.






Figure 2.15.23 VBIRAM access registers




Figure 2.15.24 VBIRAM access block

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(1) Setting of Clock-run in and Flaming code

Specify clock-run in and flamig code output pattern at VBIRAM addresses 0016 to 0416 (40 bits). Data 1-bit corresponds to 1T, every byte is output at LSB first.

When clock-run in and flaming code are less than 40 bits (40T), put "0" to the top (from the end, set "0" to unused bit). This pattern of every line is common, outputting before data of every line. Example of setting is shown in Figure 2.15.25.




Figure 2.15.25 Example of setting

(2) Data setting

Set 5 bytes data for 1 line. Setting data is output in bi-phase method. VBI data 1 bit is corresponds to output bi-phase 1 bit (4T). Data specifying is set to RAM which is corresponds to RAM corresponding to the line specifying composition at expansion register VBIL0 to VBIL17. When set to RAM of unspecific line, output is disable.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) EDO2 (VBI-BLNK) signal output specification

EDO2 signal (BLNK signal for VBI signal) output including former 1.8µs and outer 6.4µs of VBI encode data. Example of output timing is shown in Figure 2.15.26.




Figure 2.15.26 Example of output timing

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.8 Expansion Register

Control function of OSD function, Data slicer function and VBI encoder function. Expansion register composition is shown in Table 2.15.8.

Table 2.15.8 Expansion register composition

Remarks	Vertical display position, Port setting	Horizontal display position, Port setting	Horizontal size setting	Horizontal size setting	Vertical size setting	Vertical size and blinking setting	Display mode setting	Display mode setting	Display mode setting	Display mode setting	Gray, scroll setting	Scroll, port setting	Display frequency setting	Display control setting	Color setting	Slicer control setting	Sync separation, slice setting	I	Slice setting	Ι	Display setting	Oscillation ON/OFF setting	PDC slice position setting	VPS slice position setting	VBI encode setting	Slice setting	PDC, VPS flaming setting	I	PDC frequency setting	VPS frequency setting	I	Macro, field flag	Slice setting	I	-
DD0	VP0	HP0	HSZ0	HSZ16	0ZSA	VSZ16	DSP00	DSP016	DSP10	DSP116	SBITO	SST0	PC0	EX	PHASE0	I	ı	I	SEKIO	ı	ı	CK_VCO	PDC_HP3	VPS_HP3	VBILO	PDCF1	PDC_FLC0	1	DIV_PDCS0	DIV_VPSS0	I	I	MAX0	ı	1
DD1	VP1	HP1	HSZ1	HSZ17	VSZ1	VSZ17	DSP01	DSP017	DSP11	DSP117	SBIT1	SST1	PC1	_	PHASE1	ı	VPS_SUB	1	SEK11	ı	ı	-	PDC_HP4	VPS_HP4	VBIL1	PDCF2	PDC_FLC1	1	DIV_PDCS1	DIV_VPSS1	ı	-	MAX1	ı	ı
DD2	VP2	HP2	HSZ2	HSZ18	VSZ2	VSZ18	DSP02	DSP018	DSP12	DSP118	SBIT2	SST2	PC2	DSPON	PHASE2	ı	_	ı	SEK12	ı	ı	I	PDC_HP5	VPS_HP5	VBIL2	VPSF1	PDC_FLC2	1	DIV_PDCS2	DIV_VPSS2	ı	-	MAX2	ı	-
DD3	VP3	НРЗ	HSZ3	HSZ19	VSZ3	VSZ19	DSP03	DSP019	DSP13	DSP119	SBIT3	SST3	PC3	DSPONV	LINER	-	_	ı	SEKI3	ı	ı	XTAL_VCO	PDC_HP6	VPS_HP6	VBIL3	VPSF2	PDC_FLC3	ı	DIV_PDC0	DIV_VPS0	ı	-	MAX3	ı	1
DD4	VP4	HP4	HSZ4	HSZ20	VSZ4	VSZ20	DSP04	DSP020	DSP14	DSP120	SLINO	SST4	PC4	-	LINEG	ı	SLI_VP0	ı	SEK14	ı	ı	_	PDC_HP7	VPS_HP7	VBIL4	VBIF1	PDC_FLC4	1	DIV_PDC1	DIV_VPS1	ı	FLD	MAX4	ı	ı
DD5	VP5	HP5	HSZ5	HSZ21	VSZ5	VSZ21	DSP05	DSP021	DSP15	DSP121	SLIN1	PTC7	PC5	-	LINEB	SEL_PDCH	SLI_VP1	ı	SEKIS	1	ı	ı	PDC_HP8	VPS_HP8	VBIL5	VBIF2	PDC_FLC5	CHK_PDC5	DIV_PDC2	DIV_VPS2	1	1	MAX5	ı	1
DD6	VP6	9НН	HSZ6	HSZ22	NSZ6	VSZ22	DSP06	DSP022	DSP16	DSP122	SLIN2	PTC8	PC6	-	LBLACK	1	SLI_VP2	ı	_	ı	Σ	PDC_VCO_ON	PDC_HP9	VPS_HP9	VBIL6	ENCF1	PDC_FLC6	1	DIV_PDC3	DIV_VPS3	ı	1	ı	DBL_HEIGHT	1
DD7	VP7	HP7	HSZ7	HSZ23	VSZ7	VSZ23	DSP07	DSP023	DSP17	DSP123	SLIN3	_	PC7	PALH	1	ı	SLSLVL	ı	_	ı	1	-	PDC_HP10	VPS_HP10	VBIL7	ENCF2	PDC_FLC7	1	DIV_PDC4	DIV_VPS4	ı	MACRON	1	ı	1
DD8	STBY0	HP8	HSZ8	HSZ24	VSZ8	VSZ24	DSP08	DSP024	DSP18	DSP124	SLIN4	SENDO	1	NONTNI	1	ADON	_	ı	_	1	1	ı	ı	ı	VBIL8	VPS_LINE0	VPS_FLC0	1	DIV_PDC5	DIV_VPS5	1	1	MINO	ı	1
6DD	PTC0	PTD0	6ZSH	BCOL	VSZ9	BLINKO	DSP09	000	DSP19	1	GRYON	SEND1	YON1	LEVELO	1	1	-	ı	_	ı	1	VPS_VCO_ON	PD1	1	VBIL9	VPS_LINE1	VPS_FLC1	1	DIV_PDC6	DIV_VPS6	ı	1	MIN1	ı	1
DD10	PTC1	PTD1	HSZ10	TEST0	VSZ10	BLINK1	DSP010	C01	DSP110	ı	GRYR	SEND2	1	HIDE	1	1	SYNCSEP_ON0	-	_	ı	1	-	PD2	1	VBIL10	VPS_LINE2	VPS_FLC2	1	DIV_PDC7	DIV_VPS7	ı	1	MINZ	ı	1
DD11	PTC2	PTD2	HSZ11	TEST1	VSZ11	BLINK2	DSP011	C02	DSP111	1	GRYG	SEND3	ı	EQP	ALL24	ı	-	ı	_	ı	1	-	ı	1	VBIL11	VPS_LINE3	VPS_FLC3	1	DIV_PDC8	DIV_VPS8	ı	1	MIN3	ı	1
DD12	PTC3	PTD3	HSZ12	TEST2	VSZ12	ı	DSP012	C03	DSP112	1	GRYB	SEND4	TIMBAS	NXP	YON0	1	_	ı	_	ı	1	1	ı	ССС	VBIL12	VPS_LINE4	VPS_FLC4	ı	SELPEEK	1	ı	1	MIN4	ı	1
DD13	PTC4	PTD4	HSZ13	ı	VSZ13	ı	DSP013	C04	DSP113	-	-	PTD7	ONI	MPAL	I	1	_	1	_	ı	ı	STBY1	ı	I	VBIL13	VBIL16	/PS_FLC5	CHK_VPS5	1	-	ı	ı	WIN5	I	ı
DD14	PTC5	PTD5	HSZ14	ı	VSZ14	ı	DSP014	500	DSP114	-	1	PTD8	ı	-	1	1	-	ı	-	ı	ı	ı	ı	HGSLS	VBIL14	VBIL17	VPS_FLC6 VPS_FLC5	-	1	-	ı	1	ı	ı	1
DD15	PTC6	PTD6	HSZ15	ı	VSZ15	ı	DSP015	ı	DSP115	-	ı	1	SECAM	SELFLD	ı	ı	SELSLI	1	SEL_VPSH	ı	1	ı	RGBWH	HGSL	VBIL15	1	VPS_FLC7	1	ı	-	ı	1	ı	ı	1
DA5 to DA0	9100	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0D16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

For accessing to expantion register data, set accessing address (DA5 to DA0) (shown in Table 2.15.8) to expantion register address control register (address 021616). Then write data (DD15 to DD0) by expantion register data control register (address 021816). When end the data accessing, expantion register address control register increments address automatically. Then, next address data writing is possible.

Expantion register access registers are shown in Figure 2.15.27, expansion register access block diagram is shown in Figure 2.15.28, and expansion register bit compositions are shown in p172 to p197.




Figure 2.15.27 Expansion register access registers composition





Figure 2.15.28 Expansion register access block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER


Expansion register construction

(1) Address 0016 (= DA5 to 0)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Address 0116 (= DA5 to 0)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(3) Address 0216 (= DA5 to 0)

DD15	DD8DD7 DD0					
		Bit symbol	Bit name		Function	RW
	<u> </u>	HSZ0	The 0th line horizontal character selection bit	of the line	direction character size n is set by HSZn	00
	<u> </u>	HSZ1	The first line horizontal character selection bit	(n = 0 to 24 Set at one each every	time or two times in the	00
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	HSZ2	The second line horizontal character selection bit	HSZn	Horizontal direction	00
		HSZ3	The third line horizontal character selection bit	0	character size 1T/dot (one time)	00
		HSZ4	The 4th line horizontal character selection bit	1	2T/dot (two times)	00
		HSZ5	The 5th line horizontal character selection bit		T : Display clock	00
		HSZ6	The 6th line horizontal character selection bit			00
		HSZ7	The 7th line horizontal character selection bit			00
		HSZ8	The 8th line horizontal character selection bit			00
		HSZ9	The 9th line horizontal character selection bit			00
		HSZ10	The 10th line horizontal character selection bit			00
	ļ	HSZ11	The 11th line horizontal character selection bit			00
		HSZ12	The 12th line horizontal character selection bit			00
		HSZ13	The 13th line horizontal character selection bit			00
		HSZ14	The 14th line horizontal character selection bit			00
		HSZ15	The 15th line horizontal character selection bit			00

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Address 0316 (= DA5 to 0)

DD15 DD8DD7 DD0					
0 0 0					
	Bit symbol	Bit name		Function	RW
	HSZ16	The 16th line horizontal character selection bit	of the line	direction character size n is set by HSZn	00
	HSZ17	The 17th line horizontal character selection bit	(n = 0 to 24 Set at one each every	time or two times in the	00
	HSZ18	The 18th line horizontal character selection bit	HSZn	Horizontal direction	00
	HSZ19	The 19th line horizontal character selection bit	0	character size 1T/dot (one time)	00
	HSZ20	The 20th line horizontal character selection bit	1	2T/dot (two times)	00
	HSZ21	The 21th line horizontal character selection bit		T : Display clock	00
	HSZ22	The 22th line horizontal character selection bit			00
	HSZ23	The 23th line horizontal character selection bit			00
	HSZ24	The 24th line horizontal character selection bit			00
	BCOL	All blanking selection bit	 	g of DSP1n and DSP0n or blanking	00
	TEST0				00
	TEST1	Test bit	Must al	ways be set to "0".	00
	TEST2				00
	Reserved I	bit	Must al	ways be set to "0".	×О

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Address 0416 (= DA5 to 0)

DD15	DD8DD7 DD0				
		Bit symbol	Bit name	Function	R¦W
		VSZ0	The 0th line vertical character size selection bit	Vertical direction character size of the line n is set by VSZn (n = 0 to 24)	00
		VSZ1	The first line vertical character size selection bit	Set at one time or two times each every line.	00
		VSZ2	The second line vertical character size selection bit	VSZn Vertical direction	00
		VSZ3	The third line vertical character size selection bit	character size 0 1H/dot (one time)	00
		VSZ4	The 4th line vertical character size selection bit	1 2H/dot (two times)	00
		VSZ5	The 5th line vertical character size selection bit	H : Horizontal synchronous pulse	00
		VSZ6	The 6th line vertical character size selection bit		00
		VSZ7	The 7th line vertical character size selection bit		00
		VSZ8	The 8th line vertical character size selection bit		00
		VSZ9	The 9th line vertical character size selection bit		00
		VSZ10	The 10th line vertical character size selection bit		00
		VSZ11	The 11th line vertical character size selection bit		00
	İ	VSZ12	The 12th line vertical character size selection bit		00
		VSZ13	The 13th line vertical character size selection bit		00
		VSZ14	The 14th line vertical character size selection bit		00
İ		VSZ15	The 15th line vertical character size selection bit		00

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(6) Address 0516 (= DA5 to 0)

DD15	DD8DD7	DD0							
0000									
			Bit symbol	Bit name		Function	RW		
			VSZ16	The 16th line vertical character size selection bit	the line n is	ection character size of s set by VSZn (n = 0 to 24)	00		
			VSZ17	The 17th line vertical character size selection bit	Set at one each every	time or two times in the line.	00		
			VSZ18	The 18th line vertical character size selection bit	VSZn	Vertical direction	00		
			VSZ19	The 19th line vertical character size selection bit	0	character size 1H/dot (one time)	00		
		•		The 20th line vertical		2H/dot (two times)			
		1	VSZ20	character size selection bit		, ,			
			VSZ21 The 21th line vertical character size selection bit						
			VSZ22		00				
	:		VSZ23	The 23th line vertical character size selection bit			00		
			VSZ24	The 24th line vertical character size selection bit			00		
	; ; ; !		BLINK0	Blinking duty selection bit	BLINK1 BL	LINK0 DUTY 0 Blinking off 1 25%	00		
	<u> </u>		BLINK1		0 1 1	1 50% 0 75%	00		
			BLINK2	Blinking cycle selection bit	 	proximatery 1 second. proximatery 0.5 second.	00		
			Reserved b	oit	Must alw	ays be set to "0".	×O		

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(7) Address 0616 (= DA5 to 0)

DD15	DD8DD7 DD0				
		Bit symbol	Bit name	Function	RW
		DSP00	The 0th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of	00
		DSP01	The first line display mode selection bit	DSP0n (addresses 0616 and 0716) and DSP1n (addresses 0816 and 0916)	00
		. DSP02	The second line display mode selection bit	(n = 0 to 24) 3 kinds of following setting are possible for the each every line.	00
		- DSP03	The third line display mode selection bit	DSP1n DSP0n Display mode	00
		DSP04	The 4th line display mode selection bit	0 0 Character 0 1 Disable 1 0 Matrix-outline	00
		DSP05	The 5th line display mode selection bit	1 1 Halftone	00
	<u> </u>	DSP06	The 6th line display mode selection bit		00
		- DSP07	The 7th line display mode selection bit		00
		- DSP08	The 8th line display mode selection bit		00
		DSP09	The 9th line display mode selection bit		00
		DSP010	The 10th line display mode selection bit		00
		- DSP011	The 11th line display mode selection bit		00
		- DSP012	The 12th line display mode selection bit		00
		DSP013	The 13th line display mode selection bit		00
		- DSP014	The 14th line display mode selection bit		00
<u> </u>		- DSP015	The 15th line display mode selection bit		00

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(8) Address 0716 (= DA5 to 0)

DD15	DD8DD7 DD0				
0			_		
		Bit symbol	Bit name	Function	R¦W
		DSP016	The 16th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of	00
		DSP017	The 17th line display mode selection bit	DSP0n (addresses 0616 and 0716) and DSP1n (addresses 0816 and 0916)	00
		DSP018	The 18th line display mode selection bit	(n = 0 to 24) 3 kinds of following setting are possible for the each every line.	00
		DSP019	The 19th line display mode selection bit	DSP1n DSP0n Display mode	00
		DSP020	The 20th line display mode selection bit	0 0 Character 0 1 Disable 1 0 Matrix-outline	00
		DSP021	The 21th line display mode selection bit	L 1 1 Halftone	00
		DSP022	The 22th line display mode selection bit		00
		DSP023	The 23th line display mode selection bit		00
		DSP024	The24th line display mode selection bit		00
		CO0	VBI encode horizontal start position selection bit	VBI encode horizontal start position	00
		CO1			00
	L	CO2			00
	İ	CO3		CO0 to CO5	00
		CO4		(Each line are set to common)	00
		CO5			00
		Reserved b	pit	Must always be set to "0".	x O

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(9) Address 0816 (= DA5 to 0)

DD15	DD8DD7 DD0				
		Bit symbol	Bit name	Function	RW
		DSP10	The 10th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of	00
		DSP11	The 11th line display mode selection bit	DSP0n (addresses 0616 and 0716) and DSP1n (addresses 0816 and 0916)	00
		DSP12	The 12th line display mode selection bit	(n = 0 to 24) 3 kinds of following setting are possible for the each every line.	00
		DSP13	The 13th line display mode selection bit	DSP1n DSP0n Display mode	00
	<u> </u>	DSP14	The 14th line display mode selection bit	0 0 Character 0 1 Disable 1 0 Matrix-outline	00
		DSP15	The 15th line display mode selection bit	1 1 Halftone	00
	<u> </u>	DSP16	The 16th line display mode selection bit		00
	<u> </u>	DSP17	The 17th line display mode selection bit		00
		DSP18	The 18th line display mode selection bit		00
	l	DSP19	The 19th line display mode selection bit		00
		DSP110	The 20th line display mode selection bit		00
		DSP111	The 21th line display mode selection bit		00
		DSP112	The 22th line display mode selection bit		00
		DSP113	The 23th line display mode selection bit		00
		DSP114	The 24th line display mode selection bit		00
İ		DSP115	The 25th line display mode selection bit		00

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(10) Address 0916 (= DA5 to 0)

DD15 DD	8DD7 DD0				
	'','','','','','','','' '	Bit symbol	Bit name	Function	RW
	<u> </u>	DSP116	The 16th line display mode selection bit	Set the display mode of the line n (blanking mode) by combination of	00
		DSP117	The 17th line display mode selection bit	DSP0n (addresses 0616 and 0716) and DSP1n (addresses 0816 and 0916)	00
		DSP118	The 18th line display mode selection bit	(n = 0 to 24) 3 kinds of following setting are possible for the each every line.	00
		DSP119	The 19th line display mode selection bit	DSP1n DSP0n Display mode	00
		DSP120	The 20th line display mode selection bit	0 0 Character 0 1 Disable 1 0 Matrix-outline	00
		DSP121	The 21th line display mode selection bit	1 1 Halftone	00
		DSP122	The 22th line display mode selection bit		00
		DSP123	The 23th line display mode selection bit		00
		DSP124	The24th line display mode selection bit		00
		Reserved b	it	Must always be set to "0".	×O

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(11) Address 0A₁₆ (= DA₅ to 0)

DD15	DD8DD7 DD0				
000					
		Bit symbol	Bit name	Function	R W
		SBIT0	Scroll display start dot selection bit	If SA is display start dot of scroll block,	00
	· · · · · · · · · · · · · · · · · · ·	SBIT1		$SA = \sum_{n=0}^{3} 2^{n}SBITn$	00
		SBIT2		SBIT3 to SBIT0 ≥ (1010₂)	00
		SBIT3		is disable	00
		SLIN0	Scroll display start dot selection bit	If SB is display start dot of scroll block,	00
		SLIN1		$SB = \sum_{n=0}^{4} 2^{n}SBITn$	00
		SLIN2		SLIN4 to SLIN0 ≥ (110012)	00
		SLIN3		is disable. Set the value which is satisfies with shown below:	00
		SLIN4		SST4 to SST0 ≤ SLIN4 to SLIN0 < SEND4 to SEND0	00
		GRYON	Gray display selection bit	Normal display. Gray display setting one color of eight colors. (Note 1)	00
		GRYR	Gray display color selection bit	GRYB GRYG GRYR Color 0 0 0 Black 0 0 1 Red 0 1 0 Green	00
		GRYG		0 1 1 Yellow 1 0 0 Blue 1 0 1 Magenta 1 1 0 Cyan	00
		GRYB		1 1 1 White Gray color is set by this register Valid only of GRYON = "1"	00
		Reserved	bit	Must always be set to "0".	x O

Note 1. Refer to register RGBWH (Address 1616) about RGB output.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(12) Address 0B₁₆ (= DA₅ to 0)

DD15	DD8DD7	DD0				
0						
			Bit symbol	Bit name	Function F	R W
		:	SST0	Scroll block start line selection bit	If SC is start line of scroll block,	0
			SST1			
			SST2		$SC = \sum_{n=0}^{4} 2^n SSTn$	0
		i i i i	SST3		I I	
			SST4		SST4 to SST0 ≥ (110002) is disable	0
			PTC7	Port P7 output selection bit	0 P7 output 1 GRAY output	0
			PTC8	Port P8 output selection bit	0 P8 output 1 SLICEON output	00
			Reserved	bit	Must always be set to "0".	× O
			SEND0	Scroll block last line selection bit	Delow the scroll block	0
			SEND1		(last line of the scroll block + 1) $SD = \sum_{n=0}^{4} 2^n SENDn$	0
			SEND2		Set the value which will be	0
			SEND3		When scroll on, SEND4 to SEND0 ≤ (000012) and SEND4 to SEND0 ≥ (110102) are disable.	00
	İ		SEND4		When scroll off, SEND4 to SEND0 = (000002) is available.	00
			PTD7	Port P7 data selection bit	0 When port output : fixed to "H" when GRAY output : specified negative polarity 1 When port output : fixed to "L" when GRAY output : specified positive polarity	00
			PTD8	Port P8 data selection bit	When port output : fixed to "H" when	00
			Reserved	bit	Must always be set to "0".	×O

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

DD15	08DD7	DD0				
1141	~ 	 	Bit symbol	Bit name	Function	R¦W
		<u></u>	PC0	Display frequency selection bit	Control display frequency fτ,	00
			PC1		7 ft = fн $\times \{\sum_{n=0}^{7} PCn+512\}$	00
			PC2		fн : Horizontal synchronous signal frequency	00
			PC3		PC7 to PC0 ≤ (011111112)	00
			PC4		is disable.	00
			PC5		Set PC7 to PC0 = (111101012),	00
	<u> </u>		PC6		normally.	00
			PC7			00
	 		Reserved I	pit	Must always be set to "0".	×O
	 		YON1	Color burst at internal synchronous selection bit (Note)	Color burst ON Color burst OFF	00
			Reserved	bit	Must always be set to "0".	x O
	 		TIMBAS	Time base selection bit	0 Time base ON 1 Time base OFF	-00
	 		IN0	Internal synchronous selection bit	External synchronous setting Internal synchronous setting	-00
	 		Reserved	bit	Must always be set to "0".	×O
	 		SECAM	Combination selection bit from SECAMIN pin	Do not superimpose the carrier from SECAMIN pin. Superimpose the carrier from	-00
					SECAMIN pin.	

(13) Address 0C16 (= DA5 to 0)

Note1. When moto-tone display (YON0(address 0E16)= "1") setting, must be set to "1".

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(14) Address 0D16 (= DA5 to 0)

Bit symbol Bit name Function R W External/internal synchronous selection bit I Internal synchronization Reserved bit Must always be set to "0". X O Digital display selection bit I DSPON Digital display selection bit I DSPONV Analog display selection bit I Composite video signal output display OFF. I Composite video signal output display ON. Reserved bit Must always be set to "0". X O Composite video signal output display OFF. I Composite video signal output display ON. Reserved bit Must always be set to "0". X O Composite video signal output display ON. Reserved bit Must always be set to "0". X O Composite video signal output display ON. Reserved bit Must always be set to "0". X O Composite video signal output display ON. Reserved bit Must always be set to "0". X O Composite video signal output display ON. PALH INT/NON Number of scanning line selection bit I Composite video signal generation or circuit OFF on the composite video signal generation or circuit OFF or selection bit I Composite video signal generation circuit OFF or selection bit I Composite video signal generation circuit OFF or selection bit I Composite video signal generation circuit OFF or selection bit I SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character erasing or SYRAM writing over or character	DD15	DD8DI	D7 DD0				
External/internal synchronous selection bit a linternal synchronization Reserved bit Must always be set to "0". X O DSPON Digital display selection bit Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Composite video signal output display OFF. 1 Composite video signal output display OFF. 1 Composite video signal output display OFF. 1 Composite video signal output display OFF. 2 COMPOSITE VIDEO SIGNATION OFF. 2 COMPOSITE VIDEO SIGNATION OFF. 3 COMPOSITE V							
EX selection bit Reserved bit Reserved bit DSPON Digital display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". X O DSPAN Writing over or daracter erasing over or character erasing over over over over over over over over				Bit symbol	Bit name		R W
Reserved bit Reserved bit DSPON Digital display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Reserved bit Must always be set to "0". X O PALH Number of scanning line selection bit DALH Number of scanning l				FX		0 External synchronization	
DSPON Digital display selection bit 0 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 1 Digital output display OFF. 2 Digital output display OFF.					selection bit	1 Internal synchronization	1
DSPON Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit DSPONV Analog display selection bit Reserved bit Must always be set to "0". Analog display selection bit Must always be set to "0". Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit Must always be set to "0". Analog display selection bit DSPONV Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always be set to "0". Analog display selection bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit always bit bit alway				Reserved	bit	Must always be set to "0".	x O
DSPONV Analog display selection bit Digital output display ON.				DSDON	Digital display selection bit	0 Digital output display OFF.	
Reserved bit Reserved bit Number of scanning line selection bit INTNON LEVEL0 SYRAM expantion display selection bit EQP Equivalent pulse selection bit EQP Equivalent pulse selection bit Reserved bit NXP Broadcast method selection bit Must always be set to "0". X O Must always be set to "0". X O PALH INT/NON Number of scanning line 0 0 0 625H 0 1 626H 1 0 624H 1 1 0 624H 1 1 0 628H COMposite video signal generation circuit OFF. 1 Composite video signal generation circuit OFF. 1 Composite video signal generation circuit ON. BYRAM expantion display selection bit 1 SYRAM writing over or character erasing O O To not include equivalent pulse. 1 Includes equivalent pulse. 1 Includes equivalent pulse. 1 Includes equivalent pulse. 1 Includes equivalent pulse. 0 O The second field.				DSPON		Digital outoput display ON.	
Reserved bit Must always be set to "0". PALH Number of scanning line selection bit NINTNON Number of scanning line selection bit NINTNON Number of scanning line selection bit NINTNON Number of scanning line of 0 0 0 625H 1 0 1 626H 1 1 0 628H 1 1 1 0 628H 1 1 1 0 628H 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				DSPONV	Analog display selection bit	0 Composite video signal output display OFF.	$\frac{1}{2}$
PALH Number of scanning line selection bit				DOI OITV		1 Composite video signal output display ON.	
PALH selection bit 0 0 625H 0 1 626H 1 0 624H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 628H 1 1 1 1 628H 1 1 1 1 628H 1 1 1 1 628H 1 1 1 1 1 1 628H 1 1 1 1 1 1 1 1 1				Reserved b	oit	Must always be set to "0".	x O
INTNON LEVELO Video signal generation selection bit LEVELO Video signal generation selection bit LEVELO SYRAM expantion display selection bit EQP Equivalent pulse selection bit NXP Broadcast method selection bit MPAL MPAL Reserved bit Includes equivalent pulse selection bit Must always be set to "0". A Composite video signal generation circuit OF. Composite video signal generation circuit ON. SYRAM writing over 1 SYRAM writing over or character erasing Do not include equivalent pulse. Includes equivalent pulse. O O NTSC O 1 M-PAL 1 0 PAL 1 1 Disable O O Reserved bit Must always be set to "0". X O OThe secound field.				PALH		0 0 625H	00
Selection bit HIDE SYRAM expantion display selection bit EQP Equivalent pulse selection bit NXP Broadcast method selection bit MPAL MPAL Reserved bit SYRAM expantion display syram writing over or character erasing on the control of the				INTNON		1 0 624H	00
Selection bit HIDE SYRAM expantion display selection bit EQP Equivalent pulse selection bit Do not include equivalent pulse. Includes equivalent pulse. NXP Broadcast method selection bit NXP Broadcast method selection bit MPAL MPAL The position of the second field. Reserved bit I composite video signal generation circuit ON. SYRAM writing over or character erasing Do not include equivalent pulse. Includes equivalent pulse. N/P MPAL Broadcasting method DO 0 NTSC DO 1 M-PAL The position of the second field. Must always be set to "0". X O OF The second field.				I EVELO	Video signal generation	O Composite video signal generation circuit OFF.	
Selection bit EQP Equivalent pulse selection bit Do not include equivalent pulse. I Includes equivalent pulse. NXP Broadcast method selection bit NYP MPAL MPAL MPAL Reserved bit Must always be set to "0". The secound field.				selection bit		1 Composite video signal generation circuit ON.	
selection bit EQP Equivalent pulse selection bit Do not include equivalent pulse. Includes equivalent pulse. NXP Broadcast method selection bit NYP MPAL Broadcasting method 0 0 NTSC 0 1 M-PAL 1 0 PAL 1 1 1 Disable Reserved bit Must always be set to "0". X O				HIDE	SYRAM expantion display	0 SYRAM writing over	
NXP Broadcast method selection bit		: :		TIIDE	selection bit	1 SYRAM writing over or character erasing	
NXP Broadcast method selection bit		i i		FOP	Equivalent pulse selection bit	0 Do not include equivalent pulse.	
NAP selection bit 0 0 NTSC 0 0 0 0 0 0 0 0 0 0						1 Includes equivalent pulse.	
MPAL 1 0 PAL 1 1 1 Disable Reserved bit Must always be set to "0". X O CELSIA Field at non interlace 0 The second field.		<u>i</u>		NXP		0 0 NTSC	00
CELEUD Field at non interlace 0 The secound field.				MPAL		1 0 PAL	00
	1			Reserved b	it	Must always be set to "0".	×О
selection bit 1 The first field.	l			SELFLD			00


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(15) Address 0E16 (= DA5 to 0)

DD15	DD8DD7	DD0				
000						
			Bit symbol	Bit name	Function	RW
			PHASE0	Raster color selection bit	PHASE2 PHASE1 PHASE0 Color	00
			PHASE1		1 0 0 Blue 1 0 1 Magenta 1 1 0 Cyan 1 1 1 White	00
			PHASE2		Raster color setting when Register GRYON = 0 Refer to address 0A16 when color setting at GRYON = 1	00
			LINER	SYRAM color selection bit	LINEB LINEG LINER Color 0 0 0 Black 0 0 1 Red 0 1 0 Green 0 1 1 Yellow	00
			LINEG		1 0 0 Blue 1 0 1 Magenta 1 1 0 Cyan 1 1 1 White	00
			LINEB		SYRAM color setting when Register GRYON = 0. Refer to address 0A16 when color setting at GRYON = 1.	00
			LBLACK	Video signal black level selection bit	0 1.6V 1 1.8V	00
			Reserved	bit	Must always be set to "0".	× O
	<u> </u>		ALL24	Horizontal direction matrix outline range selection bit	OSD horizontal display range (40 characters) All range of horizontal display period.	00
-			YON0	Internal synchronous moto-tone display selection bit	0 Color display 1 Mono-ton display (Note1)	00
			Reserved	l bit	Must always be set to "0".	x O

Note1. When moto-tone display(YON0="1") setting, must be set YON1(address OC16)="1".

(16) Address 0F16 (= DA5 to 0)



Note1. When ADLAT0="1" setting, must be set ADLAT1(address 1416)="1".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(17) Address10₁₆ (= DA5 to 0)

DD15 DD8DD7 DD	0				
000000000000000000000000000000000000000					
	Bit symbol	Bit name	Function	RW	
	Reserved	bit	Must always be set to "0".	×O	
		Flaming code check selection bit	0 Later 8bits of flaming code 16bits	\Box	
	···- VPS_SUB	for VPS data.	Former 4bits and later 4bits of flaming code 16bits (Select 8bits which is set in VPS_FLC0 to 7)	00	
-	Reserved	bit	Must always be set to "1".	x O	
	Reserved	bit	Must always be set to "0".	x O	
	· SLI_VP0	Slice start line selection bit (Field 1 and 2 are common) Stores data for 18 lines from	If the slice start line is SLI_VS, 2 <field 1=""> SLI_VS= Σ2nSLI_VPn+3</field>		
	SLI_VP1	the 6th line,normally. (SLI_VP2 to SLI_VPO = "316"	$\begin{array}{c} \text{Field 19 SLI_VS} = \sum_{n=0}^{2} \text{SLI_VPn+315} \\ \text{ SLI_VS} = \sum_{n=0}^{2} \text{SLI_VPn+315} \end{array}$	00	
	SLI_VP2	ineu)		00	
	SLSLVL	Slice level control bit	0 Auto level for data slice	00	
	3L3LVL	Slice level control bit	1 Fix level for data slice		
	Reserved	bit	Must always be set to "0".	x O	
	SYNCSEP ON0	Synchronous separation	0 Sync-sep circuit OFF		
	STNCSEP_ONU	control bit	1 Sync-sep circuit ON	0:0	
	Reserved	bit	Must always be set to "0".	×O	
	SELSLI	Slice signal input pin	0 CVIN1 pin		
'	SELSLI	selection bit	1 CVIN2 pin	00	

(18) Address 1116(= DA5 to 0)

DD15	DD8DD7	DD0				
0 1 0 0	0000000000	000				
			Bit symbol	Bit name	Function	R W
		<u>i.il</u>	Reserved	bit	Must always be set to "0".	×O
			Reserved	bit	Must always be set to "1".	x O
į			Reserved	bit	Must always be set to "0".	×О

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(19) Address 1216 (= DA5 to 0)

DD15 DD8DD7	DD0					
000000000						
	· · · · · · · · · · · · · · · · · · ·	Bit symbol	Bit name	Function	R W	V
		SEKI0	Data slicer control bit 1	SEKI1 SEKI0 N 0 0 5 0 1 4 1 0 3	00	7
		SEKI1		1 1 2 N times of the digital value after AD is done.	00	7
		SEKI2	Data slicer control bit 2	SEKI3 SEKI2 N 0 0 4 0 1 3 1 0 1	00	7
		SEKI3		1 1 Not differentiate It is differentiated for digital value after the SEKI0, 1 operation at digital value in the before N/8 period(clock run-in period).	00	7
		SEKI4	Data slicer control bit 3	SEKI5 SEKI4 N 0 0 4 0 1 3 1 0 1	00	
		SEKI5		1 1 Not differentiate It is differentiated for digital value after the SEKI3, 2 operation at digital value in the after N/8 period(clock run-in period).	0	>
		Reserved I	pit	Must always be set to "0"	×C	
<u> </u>		SEL_VPSH	VPS clock selection bit	Generats VPS clock in based on external fH. Generats VPS clock in based on FSCIN pin input signal.	00	2

(20) Address 1316 (= DA5 to 0)

	D0	[7	DD)D8						5	DD1	С
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit symb	-	Τ	Ϊ	:	:	1	1	Τ	Τ	-	1	Τ	Τ	Τ	1	Έ	
Reserv		<u>:</u> -	<u>:</u> -	<u>:</u> -	<u>:</u> -	<u>:</u>	<u>:</u>	i.	i.	<u>:</u>	Ϊ.	i.	i.	i.	<u>:</u>	į.	

Bit symbol	Bit name	Function	RW
Reserved	bit	Must always be set to "0".	×Ο

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(21) Address 1416 (= DA5 to 0)


DD15	DD8I	DD7				DD0						
00000	0 0 0	0	0 0	0	0 0	0						
						T	Bit symbol	Bit name		Function	R	w
			i.i.	<u>. i</u>	1.1.	. <u>. i</u>	Reserved	bit		Must always be set to "0".	×	0
		1 1					1814	Internal synchronous	0	External synchronous setting		
		"					· IN1	selection bit	1	Internal synchronous setting	\Box	\Box
		<u>.</u>					Reserved	bit		Must always be set to "0".	×	0

(22) Address 1516 (= DA5 to 0) DD15 DD8DD7 DD

DD15	DD8DD7	00	DD0						
	 	, 1 - 1 - 1 ! ! !	, 1 ; 1 ; 1 , 1	Bit symbol	Bit name		Function	R	w
				CK VCO	Display clock oscillation	0	Display clock OFF		
				CK_VCO	selection bit	1	Display clock oscillation		
				Reserved bit		Must always be set to "0".		×	0
				XTAL VCO	Synchronous clock oscillation	0	Synchronizing clock OFF		
				XIAL_VCO	selection bit	1	Synchronizing clock oscillation		
		: : : : : : : : : : : : : : : : : : :		Reserved b	pit		Must always be set to "0".	×	0
		<u> </u>		PDC_VCO_ON PDC clock oscillation selection bit	0	PDC clock OFF			
					selection bit	1	PDC clock oscillation		
				Reserved b	oit		Must always be set to "0".	×	0
				VDC VCC ON	VPS and VBI clock oscillation	0	VPS and VBI clock OFF		
				VPS_VCO_ON	selection bit	1	VPS and VBI clock oscillation		
				Reserved b	oit		Must always be set to "0".	×	0
				STBY1	Stand-by mode selection bit	0	Normal mode		
				SIBIT	Stand-by mode selection bit	1	Stand-by mode.		<u></u>
<u> </u>				Reserved t	pit		Must always be set to "0".	×	0


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(23) Address 1616 (= DA5 to 0)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(24) Address 1716 (= DA5 to 0)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(25) Address 1816 (= DA5 to 0)

DD15	DD8DD7	DD0					
ЩЩ	- - - - - - - -	,			Ι	Function	To im
			Bit symbol	Bit name		Function	R¦W
			VBIL0	6th line or 318th line VBI encode selection bit	(n = 0 to 1		00
			VBIL1	7th line or 319th line VBI encode selection bit	VBILn	etin the each every line Encode of N line	00
			\/DII 0	8th line or 320th line VBI	O	Do not set	
			VBIL2	encode selection bit		Set	0:0
			VBIL3	9th line or 321th line VBI encode selection bit		N : (n+6) or (n+318)	00
			VBIL4	10th line or 322th line VBI encode selection bit			00
			VBIL5	11th line or 323th line VBI encode selection bit			00
	<u> </u>		VBIL6	12th line or 324th line VBI encode selection bit			00
			VBIL7	13th line or 325th line VBI encode selection bit			00
			VBIL8	14th line or 326th line VBI encode selection bit			00
			VBIL9	15th line or 327th line VBI encode selection bit			00
			VBIL10	16th line or 328th line VBI encode selection bit			00
			VBIL11	17th line or 329th line VBI encode selection bit			00
	<u> </u>		VBIL12	18th line or 330th line VBI encode selection bit			00
			VBIL13	19th line or 331th line VBI encode selection bit			00
			VBIL14	20th line or 332th line VBI encode selection bit			00
<u> </u>			VBIL15	21th line or 333th line VBI encode selection bit			00


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(26) Address 1916 (= DA5 to 0)

DD15		DD	8DD7		_	_	_	DD0					
0			Щ.	Щ	Д	丄	Ļ	Ш		1			
						: 1	i	į	Bit symbol	Bit name	┖	Function	R¦W
-					1	: 1	į	1	- PDCF1	PDC data slice selection bit	0	Do not slice field 1 PDC data	
				-	: :	: :	-		. 50	(field1)	1	Slice field 1 PDC data	\bigcirc
							į		- PDCF2	PDC data sline selection bit	0	Do not slice field 2 PDC data	
							FDC12	(field2)	1	Slice field 2 PDC data	0:0		
						: 1			VPSF1	VPS data slice selection bit	0	Do not slice field 1 VPS data	
	1111			-	: :	: -			VESE	(field1)	1	Slice field 1 VPS data	0:0
		į				i			VDCEO	VPS data slice selection bit	0	Do not slice field 2 VPS data	
		į			Ι.				VPSF2	(field2)	1	Slice field 2 VPS data	
		į							VDIE4	VBI data slice selection bit	0	Do not slice field 1 VBI data	
				'					- VBIF1	(field1)	1	Slice field 1 VBI data	
										VBI data slice selection bit	0	Do not slice field 2 VBI data	
				'					- VBIF2	(field2)	1	Slice field 2 VBI data	0;0
										VBI data encode selection bit	0	Do not slice field 1 VBI data	
			-						- ENCF1	(field1)	1	Slice field 1 VBI data	
										VBI data encode selection bit	0	Do not slice field 2 VBI data	
									ENCF2	(field2)	1	Slice field 2 VBI data	0:0
									·- VPSF_LINE0	VPS data slice line selection bit		When VPS data slice line is VPS_LINES,	00
									- VPSF_LINE1			00	
									VPSF_LINE2			Fix to 16th line normally. (VPS_LINE4 to VPS LINE0 = "010012"	
						- VPSF_LINE3			fixed) Setting value from 000002 to 100002 (7th line to 23 line)				
									·- VPSF_LINE4				00
									- VBIL16	22th line or 334th line VBI encode selection bit		et encode line by VBILn (n = 0 to 17) refer to address 1816	00
1					·- VBIL17	23th line or 335th line VBI encode selection bit			00				
İ									Reserved	bit		Must always be set to "0".	×O

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(27) Addrres 1A₁₆ (= DA₅ to 0)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(28) Address 1B₁₆ (= DA₅ to 0)

DD15	DD8DD7	DD0						
0 0 0		00000						
			Bit symbol	Bit name		Function	RW	
			Reserved	bit		Must always be set to "0".	x O	
			CLIK DDGE	Flaming code check	0	PDC_FLC5 valid		
			CHK_PDC5	selection bit	1	PDC_FLC5 invalid (Note1)		
			Reserved bit			Must always be set to "0".	×О	
			OLUK VDOE	Flaming code check	0	VPS_FLC5 valid		
			CHK_VPS5	selection bit	1	VPS_FLC5 invalid (Note1)		
<u> </u>			Reserved bit			Must always be set to "0".		


Note1. At VBI slice, must be set to "1".

(29) Address 1C16 (= DA5 to 0)


DD15	DD8D	D7				DD0					
	Щ,	Щ	Щ	Д,	Д,	Щ					1
				1 1		-	Bit symbol	Bit name	Function	R W	ļ
						i	DIV_PDCS0	PLL control bit for PDC	Contorl the slice clock frequency fPDC for PDC.	0.0	
					<u> </u>		DIV_PDCS1		$\begin{array}{c} \text{fPDC} = & \\ \text{fH X (} \sum 2^{n} \text{DIV_VPSn} \\ & + \sum 2^{m-3} \text{DIV_PDCSm}) \end{array}$	00	
					Ĺ		DIV_PDCS2		0	0.0	
				i			- DIV_PDC0	PLL divided value selection bit for PDC	fн : Horizontal synchronized signal frequency	00	
			1				DIV_PDC1		When SEL_PDCH (address 0F16) = "0", DIV_PDC8 to DIV_PDC0	00	
		;					DIV_PDC2		= (110111011)2 DIV_PDC2 to DIV_PDC0 = (110)2		
		<u> </u>					DIV_PDC3			00	
							- DIV_PDC4		When SEL_PDCH = "1" DIV_PDC8 to DIV_PDC0 = (000010010)2	00	
	1						- DIV_PDC5		DIV_PDC2 to DIV_PDCS0 = (101)2	00	
	i						DIV_PDC6			00	
							DIV_PDC7			00	
							- DIV_PDC8			00	
							SELPEEK	Peek point detect selection bit	Detect from A/D data		
							•		Detect from data of digital calculation after normally "1"setting.	0	
							. Reserved bit	t	Must always be set to "0".	×O	

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(30) Address 1D₁₆ (= DA₅ to 0)





(31) Address 1E₁₆ (= DA₅ to 0)



Bit symbol	Bit name	Function	R W
Reserved	bit	Writing is disable. Reading exclusive bit.	x x

(32) Address 1F16 (= DA5 to 0)





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.9 Expansion Register Construction Composition




Figure 2.15.29 Switching of port output, R, G and B output

Table 2.15.9 Video signal level

Color	Dhasa (rad)	Lumina	nce level (V	(Note1)	Chroma	level (mV)	(Note1)	Chroma	amplitude (Not	es 1 and 2)
name	Phase (rad)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	0.90	1.00	1.10	_	_	_	_	_	_
Pedestal	_	1.50	1.60	1.70	_	_	_	_	_	_
Color burst	±4π/16	1.50	1.60	1.70	480	600	720	_	1.00	_
Black	_	1.50	1.60	1.70	_	_		_	_	_
Red	$\pm 7\pi/16 \pm 2\pi/16$	1.70	1.80	1.90	1020	1200	1380	1.70	2.00	2.30
Green	$\mp 5\pi/16 \pm 2\pi/16$	1.95	2.05	2.15	930	1100	1270	1.55	1.83	2.11
Yellow	± π/16 ± 2π/16	2.25	2.35	2.45	670	800	920	1.13	1.33	1.53
Blue	$\mp 15\pi/16 \pm 2\pi/16$	1.60	1.70	1.80	670	800	920	1.13	1.33	1.53
Magenta	$\mp 11\pi/16 \pm 2\pi/16$	1.80	1.90	2.00	930	1100	1270	1.55	1.83	2.11
Cyan	$\mp 9\pi/16 \pm 2\pi/16$	2.10	2.20	2.30	1020	1200	1380	1.70	2.00	2.30
Gray	_	2.10	2.20	2.30	_	_	_	_	_	_
White	_	2.40	2.50	2.60	_	_	_	_	_	_

Notes. 1 The luminance level and the chroma amplitude of this video signal are ruled only for PAL method.

2 The chroma amplitude is ruled as shown below,

[Each color's chroma + Color burst's chroma]




Figure 2.15.30 Slice timing



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.10 Display Forms

(1) Blanking mode

Display forms are shown in Table 2.15.10, display forms at each display mode are shown in Figure 2.15.31.

Table 2.15.26 Display forms

Display mode	DSP1 xx (Addresses 0816 and 0916)	DSP0 xx (Addresses 0616 and 0716)	BLNK output
Character	0	0	Character size
Disable	0	1	_
Matrix-outline	1	0	All blanking
Halftone	1	1	Blanking OFF




Figure 2.15.31 Blanking mode display

For matrix and halftone, a character's number of dots in the horizontal direction increases to 14. Figure 2.15.32 shows a display example for a case where adjacent characters have different background colors and for character code 7F16.




Figure 2.15.32 Number of dots in the horizontal direction at matrix-outline or halftone

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(2) Setting matrix outline

Matrix outline is set by using register ALL24 (address 0E₁₆).Matrix outline can be set for each line by using the register DSP1xx (addresses 08₁₆ and 09₁₆).

However, this setting is disabled if the register EX (address 0D₁₆) is 0 (external sync). An example of setting example of all matrix-outline area is shown in Figure 2.15.33.




Figure 2.15.33 Setting example of all matrix-outline area

(3) Blinking mode

Blinking by BLINK bit of display RAM.

And, use registers BLINK0, 1, and 2 (address 0516) to set the duty ratio and period that determines the blinking time.

Blinking mode is shown in Table 2.15.11(SYRAM do not blink).

The register settings and the duty ratio and period are shown in tables 2.15.12 and 2.15.13.

Table 2.15.11 Blinking mode




Table 2.15.12 Setting of duty ratio

BLINK0 BLINK1	0	1
0	Blink OFF	Duty 25%
1	Duty 50%	Duty 75%

Table 2.15.13 Setting of cycle

BLINK2	Cycle
0	Approximately 1 second (Vertical sync divided into 1/64)
1	Approximately 0.5 second (Vertical sync divided into 1/32)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(4) Scroll display mode

The scroll display mode is entered by setting registers SBIT0 to 3 (SA), SLIN0 to 4 (SB) (address 0A16), SST0 to 4 (SC), and SEND0 to 4 (SD) (address 0B16). (Scroll is turned off when SD = 0.)

The screen is scrolled in the range from the (SC)'th line to the (SD-1)'th line, and sections above and

below this range are fixed. The beginning line and beginning dot of scroll are the (SA)'th dot on the (SB)'th line.

The screen can be scrolled up or down by successively incrementing or decrementing SA and SB. Figure 2.15.34 shows examples of how the display is scrolled. The scroll range in these examples contains 20 lines (second to the 21th lines). However, the screen can display only 19 lines at a time, and the remaining one line is handled as a dummy line and not displayed.




Figure 2.15.34 Scrolling example



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.11 8/4 Humming Decoder

8/4 humming decoder opetates only by written the data which 8/4 humming-decoded to 8/4 humming register (address 021A₁₆). 8/4 humming register consists of 16 bits, can decode two data at a time. Can obtain the decoded result by reading 8/4 humming register, and the decoded value and error information are output. Corrects and outputs the decoded value for single error, and outputs only error information for double error. Decoded result is shown in Figure 2.15.35 and humming 8/4 register composition is shown in Figure 2.15.36.




Figure 2.15.35 Decoded result




Figure 2.15.36 Humming 8/4 register composition

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.12 24/18Humming Decoder

24/18 humming decoder operates only by written the data which 24/18 humming-encoded to 24/18 humming register 0 (address 021C₁₆) and 1 (address 021E₁₆). Can obtain the decoded result by reading the same 24/18 humming register. Decoded result is shown in Figure 2.15.37 and humming 24/18 register composition is shown in Figure 2.15.38.




Figure 2.15.37 Decoded result





Figure 2.15.38 Humming 24/18 register composition

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Continuous error correction

When uses humming 8/4 (address 021A₁₆) at the same time as humming 24/18, can do the continuous error correction.

Continuous error correction sequence is shown in Figure 2.15.39.



- 1. Writes data A to address $021C_{16}$ and writes data B to address $021E_{16}$. (Setting the humming data \oplus and L of humming data \oplus .)
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ①).
- 3. Writes data C to address 021A $_{16}$ (Setting H and \tilde{M} of the humming data @).
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ②).
- Writes data D to address 021C₁₆ and writes data E to 021E₁₆ (Setting the humming data ® and L of humming data ®.)
- Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data 3).
- Writes data F to address 021A₁₆ (Setting H and M of the humming data ④).
- 8. Reads addresses 021C₁₆ and 021E₁₆ data (Obtains the decoded value and error information on the humming data ④).

Figure 2.15.39 Continuous error correction sequence

Then, because using a part of circuit of humming 8/4 about this operation, cannot use this operation at the same time.

When using the humming circuit, do the decoded result reading operation at once after the setting data of humming. And do not access other memories (Including the humming circuit) before reading of the decoded result.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.15.13 I/O Composition of pins for Expansion Memory

Figure 2.15.40 and figure 2.15.41 show pins for expansion memory.




Figure 2.15.40 Pins for expansion memory(1)




Figure 2.15.41 Pins for expansion memory(2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

2.16 Programmable I/O Ports

There are 87 programmable I/O ports: P0 to P10 (excluding P85). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figures 2.16.1 to 2.16.4 show the programmable I/O ports. Figure 2.16.5 shows the I/O pins.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 2.16.6 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

(2) Port registers

Figure 2.16.7 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 2.16.8 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

However, the pull-up control register of P0 to P5 is invalid.

(4) Port control register

Figure 2.16.9 shows the port control register.

The bit 0 of port control resister is used to read port P1 as follows:

0: When port P1 is input port, port input level is read.

When port P1 is output port, the contents of port P1 register is read.

1: The contents of port P1 register is read always.

This register is valid in the following:

- External bus width is 8 bits.
- Port P1 can be used as a port in multiplexed bus for the entire space.






Figure 2.16.1 Programmable I/O ports (1)






Figure 2.16.2 Programmable I/O ports (2)




Figure 2.16.3 Programmable I/O ports (3)






Figure 2.16.4 Programmable I/O ports (4)




Figure 2.16.5 I/O pins




Figure 2.16.6 Direction register




Figure 2.16.7 Port register




Figure 2.16.8 Pull-up control register




Figure 2.16.9 Port control register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.1 Example connection of unused pins.

Pin name	Connection
Ports P6 to P10 (excluding P85)	After setting for input mode, connect every pin to Vss or Vcc via a resistor; or after setting for output mode, leave these pins open.
P45 ,P46/CS2, P47/CS3	Sets ports to input mode, sets bits CS2, CS3 to 0, and connects to Vcc via resistors (pull-up).
BHE, ALE, HLDA, XOUT(Note), BCLK	Open
HOLD, RDY, NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVSS, VREF	Connect to Vss
CNVss	Connect via resistor to Vcc (pull-up)

Note: With external clock input to XIN pin.




Figure 2.16.10 Example connection of unused pins

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

3. Usage Precaution

Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.
- (3) In the case of using "Event counter mode" as "Free-Run type" for timer A, the timer register contents may be unknown when counting begins. If the timer register is set before counting has started, then the starting value will be unknown.

This issue will occuer only for the "Event counter mode" operating as "Free-Run type". The value of the timer register will not be unknown during counting.

Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
 - The counter stops counting and a content of reload register is reloaded.
 - The TAiout pin outputs "L" level.
 - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
 - Selecting one-shot timer mode after reset.
 - Changing operation mode from timer mode to one-shot timer mode.
 - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiout pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAiout pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
 In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 μs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode

 Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock.

Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1".

Interrupts

- (1) Reading address 0000016
- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
 - The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.
 - Do not read address 0000016 by software.
- (2) Setting the stack pointer
- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
 - When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohib ited.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

- (3) The NMI interrupt
- As for the NMI interrupt pin, an interrupt cannot be disabled. Connect it to the Vcc pin via a resistor (pull-up) if unused. Be sure to work on it.
- Do not get either into stop mode with the NMI pin set to "L".
- (4) External interrupt
- When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0".
- (5) Rewrite the interrupt control register
- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

```
Example 1:
```

INT_SWITCH1:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h; Clear TAOIC int. priority level and int. request bit.

NOP ; Four NOP instructions are required when using HOLD function.

NOP

FSET I ; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR I ; Disable interrupts.

AND.B #00h, 0055h; Clear TA0IC int. priority level and int. request bit.

MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts.

Example 3:

INT_SWITCH3:

PUSHC FLG ; Push Flag register onto stack

FCLR I ; Disable interrupts.

AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit.

POPC FLG ; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the
interrupt request bit is not set sometimes even if the interrupt request for that register has been gener
ated. This will depend on the instruction. If this creates problems, use the below instructions to change
the register.

Instructions: AND, OR, BCLR, BSET



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Other Notes

(1) Timing of power supplying

The power need to supply to VCC, VDD1, VDD2, VDD3 and AVCC at a time. While operating, must set same voltage.

(2) Power supply noise and latch-up

In order to avoid power supply noise and latch-up, connect a bypass capacitor (more than $0.1\mu F$) directly between the Vcc pin and Vss pin, VDD1 pin and Vss1 pin, VDD2 pin and Vss2 pin, VDD3 pin and Vss3 pin, AVcc pin and AVss pin using a heavy wire.

(3) After the reset

After the reset, until the oscillator circuit stabilizes, data is sometimes not set correctly in the display RAM, font RAM, SYRAM and VBIRAM. Therefore, use the following start-up procedure.

- (a) Reset release.
- (b) Set expansion register CK_VCO, XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "H". (oscillation start)
- (c) Set expansion register SYNCSEP ON0 = "H".
- (d) Set expansion register NXP = "H".
- (e) Set expansion register PCn, DIV_PDCn, DIV_PDCSn, DIV_VPSn, DIV VPSSn.
- (f) Disable data input for a 20 m sec (time enough to allow theinternal oscillator circuit to stabilize).
- (g) Set other expansion registers.
- (h) Set the SYRAM.
- (i) Set the display RAM.
- (j) Set expansionregister DSPON and DSPONV to display ON.
- (k) Possible to access slice RAM.

(4) When resuming internal oscillation from the off state

The each internal oscillator circuit of expansion function stops oscillating when expansion register CK VCO,XTAL VCO,PDC VCO ON,VPS VCO ON = "L".

When resuming internal oscillation from the off state, up until the oscillator circuit stabilizes, data is sometimes not set correctly in the display RAM, font RAM, SYRAM and VBIRAM. Therefore, start oscillation as follows.

- (a) Set expansion register CK_VCO = "H".
- (b) Set expansion register XTAL VCO = "H".
- (c) Set expansion register PDC_VCO_ON= "H", VPS_VCO_ON = "H". (Necessity none when data sliceris not used)
- (d) Wait for a 20 m sec. (time enough to allow the internal oscilla-tor circuit to stabilize)
- (e) Access the other memories.

Especially, set expansion register XTAL_VCO = "H" when access to display RAM, font RAM, SYRAM, VBIRAM and slice RAM. And input 4.43 MHz sub carrier frequency clock from the FSCIN pin.

Access the memory after waiting for 20ms certaninly when resuming synchronous oscillation from the off state, and begin to input clock into the FSCIN pin.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

(5) Other notes on oscillation

Make note of the fact that the internal oscillator circuit cannot stabilize in the below situations.

- (a) When the external composite video signal is discontinuous. (when changing channels, etc.)
- (b) When expansion register PCn setting is changed.
- (c) When expansion register SYNCSEP_ON0 setting is changed.

Before changing settings, turn expansion registers DSPON and DSPONV off. Also, disable data input for 20 m sec after making settings.

(6) When no external composite video signal is input

Without a signal, characters cannot be displayed by external synchronization. Therefore, switch to internal synchronization.

(7) When signal level of the external composite video signal is extremely poor With a weak electric field, character display is uncontrollable by external synchronization. Therefore, switch to internal synchronization.

(8) When oscillation circuit stop for data slicer

Expansion register PDC_VCO_ON,VPS_VCO_ON is set at "L", when the data slicer is not used, and the oscillation is stopped. When starting oscillation again, set data at the following order.

- (a) Set expansion register PDC_VCO_ON, VPS_VCO_ON = "L".
- (b) Set expansion register PDC_VCO_ON, VPS_VCO_ON = "H".
- (c) 60 ms or more is a waiting state (stability period of internal oscillation circuit + data slice preparation).

To operate slice RAM, set expansion register XTAL_VCO = "H". And input 4.43 MHz sub carrier frequency clock from the FSCIN pin.

Access the memories after wating for 20 ms certainly when resuming synchronous oscillation from the off state, and begin to input clock into the FSCIN pin.

(9) When the data slicer is used without displaying OSD

If expansion register DSPON is set in "L", the OSD display is turned off.

Expansion register CK_VCO must be set "H" in that case

(10) At stop mode (clock is stopped)

Set each input pins to as follows.

- (a) Set VERT pin = VSS.
- (b) Stop the FSCIN pin input.
- (c) Set expansion register STBY0 and STBY1 = "H".

 Set all expansion registers to "L" except for the superscription register.
- (11) When operation start from stop mode (clock is stopped)

Input FSCIN pin clock after set "L" to register STBY0 and STBY1.

At next, set expansion register as notes (4).



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

4. Electrical characteristic

Table 4.1 Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply volt	age	Vcc=AVcc	-0.3 to 5.75	V
AVcc	Analog sup	ply voltage	Vcc=AVcc	-0.3 to 5.75	V
Vı	Input voltage	RESET, CNVss, BYTE, P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P87, P90 to P97, P100 to P107, VREF, XIN, HOR, VERT		-0.3 to Vcc+0.3	V
		P70, P71		-0.3 to 5.75	V
Vo	Output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37,P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, XOUT, P110 to P118		-0.3 to Vcc+0.3	V
		P70, P71		-0.3 to 5.75	V
Pd	Power diss	ipation	Ta=25 °C	1000	mW
Topr	Operating	ambient temperature		-20 to 70	°C
Tstg	Storage ter	mperature		-40 to 125	°C

Tabl 4.2 Recommended operating conditions (referenced to VCC = 4.75V to 5.25V at Ta = -20 to 70° C unless otherwise specified)

0 1 1	.			Standard	ļ.			
Symbol			Paramet	er	Min	Typ.	Max.	Unit
Vcc	Supply volt	tage		4.75	5.0	5.25	V	
AVcc	Analog sur	alog supply voltage				Vcc		V
Vss	Supply vol	tage				0		V
AVss		oply voltage				0		V
VIH	HIGH input voltage	P70 to P77, P80	o to P47, P50 to P o to P87, P90 to P NVss, BYTE, HO	97, P10 ₀ to P10 ₇ ,	0.8Vcc		Vcc	V
		P00 to P07, P10	to P17, P20 to P	27, P30	0.5Vcc		Vcc	V
VIL	LOW input voltage	P70 to P77, P8	o to P47, P50 to P o to P87, P90 to P NVss, BYTE, HO	P97, P100 to P107,	0		0.2Vcc	V
		P00 to P07, P1	o to P17, P20 to P	P27, P30	0		0.16Vcc	V
Vcvin	Composite v	video input volta	ige CVIN	I1, CVIN2		2V P-P		V
VFSCIN	Input voltage	е	FSCI	N(Note 1)	0.3V P-P		4.0V P-P	V
I _{OH} (peak)	HIGH peak current (Note 2.3	P40 3) P80	to P47, P50 to P	17, P20 to P27,P30 to P37, 57, P60 to P67,P72 to P77, P90 to P97,P100 to P107,			-10.0	mA
I _{OH (avg)}	HIGH avera	nge output P00 P40 P80	to P07, P10 to P1 to P47, P50 to P5	17, P20 to P27,P30 to P37, 57, P60 to P67,P72 to P77, P90 to P97,P100 to P107,			-5.0	mA
I _{OL (peak)}	LOW peak current	output P00 P40 P80	to P07, P10 to P0 to P47, P50 to P0	17, P20 to P27,P30 to P37, 57, P60 to P67,P70 to P77, 90 to P97,P100 to P107,			10.0	mA
I _{OL (avg)}	LOW average output curre	V average P00 to P07, P10 to P17, P20 to P27, P30 to P37,				5.0	mA	
	Main clock	cinput	No wait					
f (XIN)	oscillation	•	with wait	Vcc=4.75V to 5.25V	0		10	MHz
f (Volu)		scillation freq				32.768	50	kHz
f (Xcin)		•	•				30	
f (FSCIN)	Oscillation	frequency for	synchronous si	ignal(Duty 40% to 60%)		4.434		MHz

- Note 1: Noise component is within 30mV.
- Note 2: The mean output current is the mean value within 100ms.
- Note 3: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1,
 - P2, P86, P87, P9, and P10 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be
 - 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80mA max.

Table 4.3 Electrical characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25°C, f(XIN) =10MHz unless otherwise specified)

Symbol		Parameter		Mooduring andition		andard		Unit
Зуппоог				Measuring condition	Min	Тур.	Max.	OTIL
Vон	HIGH output voltage	P00 to P07, P10 to F P30 to P37, P40 to F P60 to P67, P72 to F P86, P87, P90 to P9 P110 to P118	P47, P50 to P57, P77, P80 to P84,	Іон=-5mA	3.0			V
Vон	HIGH output voltage	P00 to P07, P10 to F P30 to P37, P40 to F P60 to P67, P72 to F P86, P87, P90 to P9 P110 to P118	P47, P50 to P57, P77, P80 to P84,	Іон=-200μΑ	4.7			V
Vон	HIGH output voltage	LP1 to LP4		Vcc=4.75V, Iон=-0.5mA	3.75			V
	HIGH output	Хоит	HIGHPOWER	Iон=-1mA	3.0			V
Vон	voltage	7001	LOWPOWER	Iон=-0.5mA	3.0			
	HIGH output	Хсоит	HIGHPOWER	With no load applied		3.0		V
	voltage		LOWPOWER	With no load applied		1.6		
Vol	LOW output voltage	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P86, P87, P90 to P97 P110 to P118	47, P50 to P57, 77, P80 to P84,	IoL=5mA			2.0	V
Vol	voltage	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P86, P87, P90 to P97 P110 to P118	47, P50 to P57, 77, P80 to P84,	Ιοι=200μΑ			0.45	V
Vol	LOW output voltage	LP1 to LP4		Vcc=4.75V, Iон=-0.5mA			0.4	V
Vol	LOW output	Хоит	HIGHPOWER	IoL=1mA			2.0	V
	voltage		LOWPOWER	IoL=0.5mA			2.0	_
	LOW output	Хсоит	HIGHPOWER	With no load applied		0		V
	voltage		LOWPOWER	With no load applied		0		
VT+-VT-	Hysteresis	HOLD, RDY, TA01 TB0IN to TB2IN, IN ADTRG, CTS1, CLI TA20UT to TA40U	ITo to INTs, K1, NMI		0.2		0.8	V
VT+-VT-	Hysteresis	CTS ₀ , CLK ₀	1,140 10 140		0.2		1.4	V
VT+-VT-	Hysteresis	RESET			0.2		1.8	V
lıн	HIGH input current	50 . 50 54 . 5	47, P50 to P57, 77, P80 to P87, P107,	Vi=5V			5.0	μА
lıL	LOW input current	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P70 to P P90 to P97, P100 to XIN, RESET, CNVss HOR, VERT	47, P50 to P57, 77, P80 to P87, P107,	Vi=0V			-5.0	μА
RPULLUP	Pull-up resistance	P00 to P07, P10 to P P30 to P37, P40 to P P60 to P67, P72 to P P86, P87, P90 to P97	47, P50 to P57, 77, P80 to P84,	Vi=0V	30.0	50.0	167.0	kΩ
Vsyncin	Sync voltage	e amplitude	<u> </u>		0.3	0.6	1.2	V
V dat(text)	Teletext data	a voltage amplitude			0.6	0.9	1.4	V
△ f/ f	Range for di	isplay oscillator circui	t		±7			%
fH	Horizontal e	ynchronous signal fre	edilency		14.6	15.625	17.0	kHz

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 4.4 Electrical characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN) = 10MHz unless otherwise specified)

Cy yearla al	Parameter		St	Unit		
Symbol	Parameter	Measuring condition	Min	Тур.	Max.	Unit
R _{fXIN}	Feedback resistance XIN			1.0		МΩ
R _{fXCIN}	Feedback resistance XCIN			6.0		МΩ
V _{RAM}	RAM retention voltage	When clock is stopped	2.0			V
I cc	Power supply current	When OSD operate, f(XIN)=10MHz		150	180	mA
		When clock is stopped			3	mA

Tabl 4.5 Video signal input conditions (Vcc = 5.0V, Ta = -20 to 70°C)

Symbol	Parameter	Measuring condition	St Min	andard Typ.	Max.	Unit
V _{IN-cu}	Composite video signal input clamp voltage	Sync-chip voltage		1.0		V

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Table 4.6 A-D conversion characteristics (referenced to VCC = AVCC = VREF = 5V, Vss = AVss = 0V at $Ta = 25^{\circ}C$, f(XIN) = 10MHz unless otherwise specified)

0	Dovometer	NA	S	Standard			
Symbol		Parameter	Measuring condition	Min.	Тур.	Max.	Unit
-	Resoluti	on	VREF = VCC			8	Bits
_	Absolute	Sample & hold function not available	VREF = VCC = 5V			±3	LSB
	accuracy	Sample & hold function available(8bit)	VREF = VCC = 5V			±2	LSB
RLADDER	Ladder r	resistance	VREF = VCC	10		40	kΩ
tconv	Convers	sion time(8bit)		2.8			μs
t SAMP	Samplin	g time		0.3			μs
VREF	Referen	ce voltage		2		Vcc	V
VIA	Analog i	input voltage		0		VREF	V

Table 4.7 D-A conversion characteristics (referenced to VCC = 5V, VSS = AVSS = 0V, VREF = 5V at $Ta = 25^{\circ}C$, f(XIN) = 10MHz unless otherwise specified)

Cymbol	Doromotor	Macauring condition		Linit		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
t su	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note)			1.5	mA

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016".

The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 4.8 External clock input

Symbol	Parameter	Standard		Unit
	Parameter		Max.	Ullit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

Table 4.9 RDY, HOLD, HLDA imput

Cymphol	Doromatar	Stan	dard	l loit
Symbol	Parameter		Max.	Unit
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note: Calculated according to the BCLK frequency as follows:

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) \times 2} - 45$$
 [ns]

$$tac2(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45$$
 [ns]

$$tac3(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 45$$
 [ns]

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 4.10 Timer A input (counter input in event counter mode)

Symbol	Davanatas	Stan	dard	1.1
	Parameter		Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAin input HIGH pulse width	40		ns
tw(TAL)	TAin input LOW pulse width	40		ns

Table 4.11 Timer A input (gating input in timer mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAin input HIGH pulse width	200		ns
tw(TAL)	TAin input LOW pulse width	200		ns

Table 4.12 Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAin input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 4.13 Timer A input (external trigger input in pulse width modulation mode)

Symbol	Parameter	Standard		Linit	
		Min.	Max.	Unit	
ĺ	tw(TAH)	TAiın input HIGH pulse width	100		ns
	tw(TAL)	TAin input LOW pulse width	100		ns

Table 4.14 Timer A input (up/down input in event counter mode)

Symbol	Parameter	Standard		11-7
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiou⊤ input hold time	400		ns

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25°C unless otherwise specified)

Table 4.15 Timer B input (counter input in event counter mode)

Symbol	Description	Standard		Llmit
	Parameter	Min.	Max.	Unit
tc(TB)	TBiin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
tc(TB)	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBilN input LOW pulse width (counted on both edges)	80		ns

Table 4.16 Timer B input (pulse period measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Urill
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

Table 4.17 Timer B input (pulse width measurement mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(TB)	TBiin input cycle time	400		ns
tw(TBH)	TBiin input HIGH pulse width	200		ns
tw(TBL)	TBiin input LOW pulse width	200		ns

Table 4.18 A-D trigger input

Symbol	Parameter -	Standard		Unit
		Min.	Max.	ı Oliil
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 4.19 Serial I/O

Symbol	Parameter	Standard		Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 4.20 External interrupt INTi inputs

Symbol	Parameter	Standard		Unit
		Min.	Max.	OI III
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)

Table 4.21 No wait

Cymphol	Parameter	Measuring condition	Standard		1 1 14
Symbol		Wedsumg condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
t h(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 4.1	-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^{9}}{f(BCLK) \times 2} - 40$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.

Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1 - VoL / Vcc)$$

by a circuit of the right figure.

For example, when Vol = 0.2Vcc, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In (1 - 0.2Vcc / Vcc)$$

= 6.7ns.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (refer to Vcc = 5V, Vss = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)

Table 4.22 With wait, accessing external memory

		Magazina appdition	Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		0		ns
th(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time		- 4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time	Figure 4.1	0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^{9}}{f(BCLK)} - 40$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus.

Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1 - VoL / Vcc)$$

by a circuit of the right figure.

For example, when Vol = 0.2VCC, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In (1 - 0.2Vcc / Vcc)$$

= 6.7ns.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Switching characteristics (referenced to Vcc = 5V, Vss = 0V at Ta = 25°C, CM15 = "1" unless otherwise specified)

Table 4.23 With wait, accessing external memory, multiplex bus area selected

	Parameter	NA	Standard		
Symbol		Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			25	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
th(RD-AD)	Address output hold time (RD standard)		(Note)		ns
th(WR-AD)	Address output hold time (WR standard)		(Note)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
th(RD-CS)	Chip select output hold time (RD standard)		(Note)		ns
th(WR-CS)	Chip select output hold time (WR standard)		(Note)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)	Figure 4.1		40	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note)		ns
th(WR-DB)	Data output hold time (WR standard)		(Note)		ns
td(BCLK-ALE)	ALE signal output delay time (BCLK standard)			25	ns
th(BCLK-ALE)	ALE signal output hold time (BCLK standard)		-4		ns
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note)		ns
th(ALE-AD)	ALE signal output hold time (Adderss standard)		50		ns
td(AD-RD)	Post-address RD signal output delay time		0		ns
td(AD-WR)	Post-address WR signal output delay time		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note: Calculated according to the BCLK frequency as follows:

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

th(WR – AD) =
$$\frac{10^9}{\text{f(BCLK) X 2}}$$
 [ns]

$$th(RD-CS) = \frac{10^9}{f(BCLK) \times 2}$$
 [ns]

th(WR - CS) =
$$\frac{10^9}{\text{f(BCLK) X 2}}$$
 [ns]

$$td(DB - WR) = \frac{10^9 \text{ X 3}}{f(BCLK) \text{ X 2}} - 40 \text{ [ns]}$$

th(WR – DB) =
$$\frac{10^9}{\text{f(BCLK) X 2}}$$
 [ns]

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 25$$
 [ns]




Figure 4.1 Port P0 to P11 measurement circuit




Figure 4.2 Timing diagram (1)




Figure 4.3 Timing diagram (2)




Figure 4.4 Timing diagram (3)






Figure 4.5 Timing diagram (4)





Figure 4.6 Timing diagram (5)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

5. Marking Figure




SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

6. Package Outline

144P6Q-A

Plastic 144pin 20×20mm body LQFP



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA SLICER and ON-SCREEN DISPLAY CONTROLLER

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammabli material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or orther loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or way damage, liability or way damage, liability or way damage, liability or way damage, liability or way damage, liability or way damage, liability or control and the products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or or other loss resulting from the information contained herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi El



REVISION HISTORY

M306H1SFP (Rev.1.1) DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	PDF First Edition	0006
1.1	• Expansion register construction corrected (28) Address 1B16 (= DA5 to 0) (page 195) (29) Address 1C16 (= DA5 to 0) (page 195) (34) Address 2116 (= DA5 to 0) (page 197) (35) Address 2216 (= DA5 to 0) (page 197) • The change of the page layout Usage precaution (page 219 and 220)	0010