Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 FAMILY / 7700 SERIES





keep safety first in your circuit de

• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these	materiai	S
-----------------------	----------	---

- ◆ These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7733/7735/7736 Group. After reading this manual, the user will be able to understand the functions, so that the capabilities of the microcomputers can fully be utilized.

For details concerning the software for the 7733/7735/7736 Group, refer to the 7700 Family Software Manual.

BEFORE USING THIS MANUAL-

1. INTRODUCTION

This manual consists of the following: PART 1: 7733 Group, PART 2: 7735 Group, and PART 3: 7736 Group.

The peripheral functions are common to all of these groups, but the external bus mode differs according to the group, as follows:

- 7733 Group: external bus mode A is assigned.
- 7735 Group: external bus mode B is assigned.
- 7736 Group: external bus mode A or B is selectable.

In parts 2 and 3, only the differences occurring between the 7735/7736 Group and the 7733 Group are described. Also, the chapter, section, table and figure numbers are the same as those in part 1 and the differences are described by the section.

PART 1: 7733 Group

Chapter 1. OVERVIEW through Chapter 17. APPLICATIONS

The common functions of the 7733 Group microcomputers are described.

The M37733MHBXXXFP is used as a typical microcomputer in this group to describe all common functions.

Chapter 18. LOW VOLTAGE VERSION

Read this chapter when using the microcomputers with the electrical characteristics indicated by "L." (See page 1-2 in part 1.) Ex.: M37733MHLXXXHP

The differences between the M37733MHLXXXHP, which is a typical low voltage version of the 7733 Group, and the M37733MHBXXXFP are described.

Chapter 19. BUILT-IN PROM VERSION

Read this chapter when using the microcomputers with the memory type indicated by "E." (See page 1-2 in part 1.) Ex.: M37733EHBXXXFP

The differences between the M37733EHBXXXFP, which is a typical built-in PROM version of the 7733 Group, and the M37733MHBXXXFP are described.

Chapter 20. EXTERNAL ROM VERSION

Read this chapter when using the microcomputers with the memory type indicated by "S." (See page 1-2 in part 1.) Ex.: M37733S4BFP

The differences between the M37733S4BFP, which is a typical external ROM version of the 7733 Group, and the M37733MHBXXXFP are described.

APPENDIX

Practical information for using the 7733 Group is described.

PART 2: 7735 Group, PART 3: 7736 Group

Refer to the table on the next page.

BEFORE USING THIS MANUAL-

	PART 1 7733 Group	PART 2 (Note 1) 7735 Group	PART 3 (Note 1) 7736 Group
CHAPTER 1. OVERVIEW			
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)		Refer to part 2: 7735 Group	Refer to part 3: 7736 Group
CHAPTER 3. PROGRAMMABLE I/O PORTS			
CHAPTER 4. INTERRUPTS			
CHAPTER 5. KEY INPUT INTERRUPTS			Refer to part 1:
CHAPTER 6. TIMER A		Refer to part 1:	7733 Group
CHAPTER 7. TIMER B		7733 Group	
CHAPTER 8. SERIAL I/O			
CHAPTER 9. A-D CONVERTER			
CHAPTER 10. WATCHDOG TIMER			
CHAPTER 11. STOP AND WAIT MODES	Refer to part 1: 7733 Group		
CHAPTER 12. CONNECTING EXTERNAL DEVICES			
CHAPTER 13. RESET		Refer to part 2: 7735 Group	Refer to part 3: 7736 Group (Note 2)
CHAPTER 14. CLOCK GENERATING CIRCUIT			(11010 2)
CHAPTER 15. ELECTRICAL CHARACTERISTICS			40
CHAPTER 16. STANDARD CHARACTERISTICS		Refer to part 1: 7733 Group	
CHAPTER 17. APPLICATIONS			
CHAPTER 18. LOW VOLTAGE VERSION		Refer to part 2:	
CHAPTER 19. BUILT-IN PROM VERSION		7735 Group	
CHAPTER 20. EXTERNAL ROM VERSION			
APPENDIX			Refer to part 3: 7736 Group

Note 1: In part 2 and 3, when there is no reference provided about the part, refer to the corresponding chapter/section

- 2: When referring to the chapters and sections listed below, use the following guide: External bus mode A: refer
 - to part 1, External bus mode B: refer to part 2.
 Chapter 11. STOP AND WAIT MODES
- Chapter 12. CONNECTING EXTERNAL DEVICES"
 Chapter 15. ELECTRICAL CHARACTERISTICS" (electrical characteristics related to the external bus mode)
- Paragraph 17.1 Memory expansion
 Chapter 18. LOW VOLTAGE VERSION (electrical characteristics related to the external bus mode)
 Paragraph 18.6 Applications


2. NOTES

- For product expansion information, refer to the latest catalog and data book, or contact the appropriate office, as listed in "CONTACT ADDRESSES FOR FURTHER INFORMATION" on the last page.
- Always refer to the latest data book for electrical characteristics.
- This manual does not include the forms listed below. When necessary, copy the corresponding page of the latest data book, or contact the appropriate office, as listed in "CONTACT ADDRESSES FOR FURTHER INFORMATION":
 - MASK ROM ORDER CONFIRMATION FORM
 - PROM ORDER CONFIRMATION FORM
 - MARK SPECIFICATION FORM
- For details concerning development support tools, refer to the latest data book of development support tools.
- For details concerning software, refer to the 7700 Family Software Manual.

BEFORE USING THIS MANUAL

3. REGISTER STRUCTURE

Below is the structure diagram for all registers.



*****1

Blank : Set to "0" or "1" according to the usage.

0 : Set to "0" at writing.1 : Set to "1" at writing.

X : Ignored depending on the mode or state. It may be "0" or "1."

: Not implemented.

*****2

0 : "0" immediately after reset.
1 : "1" immediately after reset.

Undefined: Undefined immediately after reset.

*****3

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO: It is possible to read the bit state at reading. The written value becomes

invalid. Accordingly, the written value may be "0" or "1."

WO : The written value becomes valid. It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading.(See to *4

above.)

 : It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See to *4 above.)

The written value becomes invalid. Accordingly, the written value may be "0" or "1."

i

Table of contents

PART 1 7733 Group

CHAPTER 1. OVERVIEW	
1.1 Performance overview	1-3
1.2 Pin configuration	
1.3 Pin description	
1.3.1 Examples of handling unused pins	
1.4 Block diagram	
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)	
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)	
2.1 Central processing unit	
2.1.1 Accumulator (Acc)	2-3
2.1.2 Index register X (X)	
2.1.3 Index register Y (Y)	
2.1.4 Stack pointer (S)	
2.1.5 Program counter (PC)	
2.1.6 Program bank register (PG)	
2.1.7 Data bank register (DT)	
2.1.8 Direct page register (DPR)	
2.1.9 Processor status register (PS)	
2.2 Bus interface unit	
2.2.1 Overview	
2.2.2 Functions of bus interface unit (BIU)	
2.2.3 Operation of bus interface unit (BIU)	
2.3 Accessible area	
2.3.1 Banks	
2.3.2 Direct page	
2.4 Memory allocation	
2.4.1 Memory allocation in internal area	
2.5 Processor modes	
2.5.1 Single-chip mode	
2.5.2 Memory expansion and Microprocessor modes	
2.5.3 Setting of processor modes	2-28
CHAPTER 3. PROGRAMMABLE I/O PORTS	
3.1 Programmable I/O ports	3-2
3.1.1 Port Pi direction register	
3.1.2 Port Pi register	
3.2 Port peripheral circuits	3-6
3.3 Pull-up function	3-8
3.3.1 Pull-up function for ports P54 to P57 (KIO to KI3)	3-8
3.3.2 Pull-up function for ports P62 to P64 (INTo to INTo)	
3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)	3-10

CHAP	TER	4.	NT	ER	Rι	JP7	ΓS
------	-----	----	----	----	----	-----	----

	4.1 Overview	
	4.2 Interrupt sources	
	4.3 Interrupt control	
	4.3.1 Interrupt disable flag (I)	
	4.3.2 Interrupt request bit	
	4.3.3 Interrupt priority level selection bits and Processor interrupt priority level (,
	4.4 Interrupt priority level	
	4.5 Interrupt priority level detection circuit	
	4.6 Interrupt priority level detection time	4-13
	4.7 How interrupts are processed (from acceptance of interrupt request until	
	execution of interrupt routine)	
	4.7.1 Change in IPL at acceptance of interrupt request	
	4.7.2 How to push registers	
	4.8 Return from interrupt routine	
	4.9 Multiple interrupts	
	4.10 External interrupts (INTi interrupt)	
	4.10.1 INTi interrupt request bit's function	
	4.10.2 How to switch INTi interrupt request occurrence condition	
	4.11 Precautions for interrupts	4-23
_		
CHAPTE	R 5. KEY INPUT INTERRUPT FUNCTION	
	5.1 Overview	
	5.2 Block description	
	5.2.1 Pins KI ₀ to KI ₃ and P64/INT ₂	
	5.2.2 Port function control register	
	5.2.3 Interrupt function	
	5.3 Initial setting example for related registers	5-7
	D.O. TIMED. A	
CHAPTE	R 6. TIMER A	
	6.1 Overview	
	6.2 Block description	
	6.2.1 Counter and reload register (Timer Ai register)	
	6.2.2 Count start flag	
	6.2.3 Timer Ai mode register	
	6.2.4 Timer Ai interrupt control register	
	6.2.5 Port P5 and port P6 direction registers	
	6.3 Timer mode (Bits 1 and 0 of timer Ai mode register = "002")	
	6.3.1 Setting for timer mode	
	6.3.2 Count source	
	6.3.3 Operation in timer mode	
	6.3.4 Selectable functions	
	6.4 Event counter mode (Bits 1 and 0 of timer Ai mode register = "012")	6-19
	6.4.1 Setting for event counter mode	6-23
	6.4.2 Operation in event counter mode	
	6.4.3 Selectable functions	6-27

6.5 One-shot pulse mode (Bits 1 and 0 of timer Ai mode register = "102")	
6.5.1 Setting for one-shot pulse mode	6-34
6.5.2 Count source	6-36
6.5.3 Trigger	6-37
6.5.4 Operation in one-shot pulse mode	
6.6 Pulse width modulation (PWM) mode (Bits 1 and 0 of timer Ai mode register = "112")	
6.6.1 Setting for PWM mode	
6.6.2 Count source	
6.6.3 Trigger	
6.6.4 Operation in PWM mode	6-47
CHAPTER 7. TIMER B	
7.1 Overview	
7.2 Block description	
7.2.1 Counter and Reload register (Timer Bi register)	
7.2.2 Count start flag	
7.2.3 Timer Bi mode register	
7.2.4 Timer Bi interrupt control register	
7.2.5 Port P6 direction register	
7.2.6 Port function control register	
7.3 1 Setting for times made	
7.3.1 Setting for timer mode	
7.3.3 Operation in timer mode	
7.4 Event counter mode (Bits 1 and 0 of timer Bi mode register = "012")	
7.4.1 Setting for event counter mode	
7.4.2 Operation in event counter mode	
7.4.3 Selectable functions	
7.5 Pulse period/Pulse width measurement mode (Bits 1 and 0 of timer Bi mode register = "	
7.5.1 Setting for pulse period/pulse width measurement mode	•
7.5.2 Count source	7-29
7.5.3 Operation in pulse period/pulse width measurement mode	7-30
7.6 Clock timer	
7.6.1 Setting for clock timer	7-37
7.6.2 Operation of clock timer	7-38
CHAPTER 8. SERIAL I/O	
8.1 Overview	8-2
8.2 Block description	
8.2.1 UARTi transmit/receive mode register	
8.2.2 UARTi transmit/receive control register 0	
8.2.3 UARTi transmit/receive control register 1	
8.2.4 Serial transmit control register	
8.2.5 UARTi transmission register and UARTi transmission buffer register	
8.2.6 UARTi receive register and UARTi receive buffer register	
8.2.7 UARTi baud rate register (BRGi)	
8.2.8 Interrupt control register related to UARTi	
8.2.9 Ports P7 and P8 direction registers	8-20

	8.3 Clock synchronous serial I/O mode	8-21
	8.3.1 Transfer clock (sync clock)	
	8.3.2 Transfer data format	
	8.3.3 Method of transmission	8-27
	8.3.4 Transmit operation	8-32
	8.3.5 Method of reception	8-35
	8.3.6 Receive operation	8-39
	8.3.7 Processing when an overrun error is detected	8-42
	8.3.8 Precautions for clock synchronous serial I/O	8-43
	8.4 Clock asynchronous serial I/O (UART) mode	8-44
	8.4.1 Transfer rate (Baud rate: transfer clock frequency)	8-45
	8.4.2 Transfer data format	8-47
	8.4.3 Method of transmission	8-49
	8.4.4 Transmit operation	8-53
	8.4.5 Method of reception	
	8.4.6 Receive operation	
	8.4.7 Processing when error is detected	8-61
	8.4.8 Precautions for UART	8-61
	8.4.9 Sleep mode (UART0 and UART1)	8-62
CUADTE	ER 9. A-D CONVERTER	
CHAPIE	ER 9. A-D CONVERTER	
	9.1 Overview	
	9.2 Block description	9-3
	9.2.1 A-D control register 0	
	9.2.2 A-D control register 1	
	9.2.3 A-D register i (i = 0 to 7)	
	9.2.4 A-D/UART2 trans./rece. interrupt control register	
	9.2.5 Port P7 direction register	
	9.3 A-D conversion method	
	9.4 Absolute accuracy and Differential non-linearity error	
	9.4.1 Absolute accuracy	
	9.4.2 Differential non-linearity error	
	9.4.3 Comparison voltage when resolution = 8 bits	
	9.5 One-shot mode	
	9.5.1 Setting for one-shot mode	
	9.5.2 Operation in one-shot mode	
	9.6 Repeat mode	
	9.6.1 Setting example for repeat mode	
	9.6.2 Operation in repeat mode	
	9.7 Single sweep mode	
	9.7.1 Setting for single sweep mode	
	9.7.2 Operation in single sweep mode	
	9.8 Repeat sweep mode	
	9.8.1 Setting for repeat sweep mode	
	9.8.2 Operation in repeat sweep mode	
	9.9 Precautions for A-D converter	9-31
CHAPTE	R 10. WATCHDOG TIMER	
	10.1 Block description	10-2
	10.1.1 Watchdog timer	
	10.1.2 Watchdog timer frequency selection flag	10-4

1	0.2 Operation description	10-5
	10.2.1 Basic operation	10-5
	10.2.2 Operation in stop mode	10-6
	10.2.3 Operation in wait mode	10-7
	10.2.4 Operation in hold state	10-8
1	0.3 Precautions for watchdog timer	10-10
CHAPTER	11. STOP AND WAIT MODES	
	11.1 Overview	
	11.2 Clock generating circuit	
1	11.3 Stop mode	
	11.3.1 Output levels of external bus and bus control signals in stop mode	11-7
	11.3.2 Stop mode terminating operation by interrupt request occurrence (when using watchdo	
	11.3.3 Stop mode terminating operation by interrupt request occurrence (whe	
	using watchdog timer)	
	11.3.4 Stop mode terminating operation by hardware reset	
	11.3.5 Precautions for stop mode	
1	1.4 Wait mode	
	11.4.1 State of clocks f2 to f512 in wait mode	
	11.4.2 Output levels of external bus and bus control signals in wait mode	
	11.4.3 Wait mode terminating operation by interrupt request occurrence	11-17
	11.4.4 Wait mode terminating operation by hardware reset	11-17
CHAPTER	12. CONNECTING EXTERNAL DEVICES	
1	2.1 Signals required for accessing external devices	12-2
	12.1.1 External bus (A0 to A7, A8/D8 to A15/D15, and A16/D0 to A23/D7)	
	12.1.2 External data bus width selection signal (Pin BYTE's level)	
	12.1.3 Enable signal (E)	
	12.1.4 Read/Write signal (R/W)	
	12.1.5 Byte high enable signal (BHE)	
	12.1.6 Address latch enable signal (ALE)	
	12.1.7 Signal related to ready function (RDY)	
	12.1.8 Signals related to hold function (HOLD, HLDA)	
	12.1.9 Clock <i>φ</i> 1	
	12.1.10 Operation of bus interface unit (BIU)	
1	2.2 Software wait	
	2.3 Ready function	
	12.3.1 Operation in ready state	
1	2.4 Hold function	
	12.4.1 Operation in hold state	
CHAPTER	13. RESET	
1	3.1 Hardware reset	13-2
	13.1.1 Pin state	
	13.1.2 State of CPU, SFR area, and internal RAM area	
	13.1.3 Internal processing sequence after a reset	
	13.1.4 Time required for applying "L" level to pin RESET	
1	3.2 Software reset	

CHAPTER 14. CLOCK GENERATING CIRCUIT	
14.1 Overview	14-2
14.2 Oscillation circuit example	
14.2.1 Main-clock oscillation circuit example	
14.2.2 Sub-clock oscillation circuit example	
14.3 Clock control	
14.3.1 Clock generated in clock generating circuit	
14.3.2 System clock switching procedure	
14.3.3 Clock transition	
14.3.4 Clock prescaler reset	
CHAPTER 15. ELECTRICAL CHARACTERISTICS	
15.1 Absolute maximum ratings	
15.2 Recommended operating conditions	
15.3 Electrical characteristics	
15.4 A-D converter characteristics	
15.5 Internal peripheral devices	
15.6 Ready and Hold	
15.7 Single-chip mode	
15.8 Memory expansion mode and microprocessor mode: with no wait	
15.9 Memory expansion mode and microprocessor mode: with wait 1	
15.10 Memory expansion mode and microprocessor mode : with wait 0	
15.11 Testing circuit for ports P0 to P8, ϕ 1, and $\overline{\mathbb{E}}$	15-21
CHAPTER 16. STANDARD CHARACTERISTICS	
SHALLER TO: STANDARD SHARASTERISTISS	
16.1 Standard characteristics	16-2
16.1.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P54 P6, P7, and P8	
16.1.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P50 to P50	
16.1.3 Icc-f(XIN) standard characteristics	
16.1.4 A-D converter standard characteristics	
CHAPTER 17. APPLICATIONS	
17.1 Memory expansion	17-2
17.1.1 Memory expansion model	17-2
17.1.2 Calculation ways for timing	17-4
17.1.3 Points in memory expansion	17-7
17.1.4 Memory expansion example	17-19
17.1.5 I/O expansion example	17-25
17.2 Serial I/O	17-28
17.2.1 Connection examples with external device (Clock synchronous serial I/O mode)	
17.2.2 Examples of transmission for several peripheral ICs (Clock synchronous serial I/O mode)	17-30
17.2.3 Transmission/Reception example (UART mode, transfer data length = 8 bits)	17-33
17.2.4 8-bit transmission example (Clock synchronous serial I/O mode)	17-38
17.3 Watchdog timer	
17.3.1 Program runaway detection example	17-41

	17.4 Power saving	17-44
	17.4.1 Power saving example with stop mode used	. 17-44
	17.4.2 Power saving example with wait mode used	. 17-49
	17.5 Timer B	
	17.5.1 Application example of clock timer	. 17-54
CHAPTER	18. LOW VOLTAGE VERSION	
	18.1 Performance overview	18-3
	18.2 Pin configuration	
	18.3 Functional description	
	18.3.1 Power-on reset condition	
	18.4 Electrical characteristics	
	18.4.1 Absolute maximum ratings	
	18.4.2 Recommended operating conditions	
	18.4.3 Electrical characteristics	
	18.4.5 Internal peripheral devices	
	18.4.6 Ready and Hold	
	18.4.7 Single-chip mode	
	18.4.8 Memory expansion mode and microprocessor mode : with no wait	
	18.4.9 Memory expansion mode and microprocessor mode: with wait 1	
	18.4.10 Memory expansion mode and microprocessor mode: with wait 0	
	18.4.11 Testing circuit for ports P0 to P8, ϕ 1, and \overline{E}	
	18.5 Standard characteristics	18-27
	18.5.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P54 P6, P7, and P8	
	18.5.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P50 to P53	
	18.5.3 Icc-f(XIN) standard characteristics	
	18.5.4 A-D converter standard characteristics	. 18-30
	18.6 Application	
	18.6.1 Memory expansion	
	18.6.2 Memory expansion example in minimum model	
	18.6.3 Memory expansion example in medium model A	
	18.6.4 Memory expansion example in maximum model	
	18.6.5 Ready generation circuit example	. 18-40
CHAPTER	19. BUILT-IN PROM VERSION	
	19.1 EPROM mode	
	19.1.1 Pin functions in EPROM mode	
	19.1.2 Read/Program from and to built-in PROM	
	19.1.3 Programming algorithm to built-in PROM	
	19.1.4 Electrical characteristics of the programming algorithm	
	19.2 Usage precaution	19-10
CHAPTER	20. EXTERNAL ROM VERSION	
	20.1 Performance overview	
	20.2 Pin configuration	
	20.3 Pin description	
	20.4 Block description	20-7

Table of contents

20.5 Memory allocation	20-8
20.6 Processor modes	
20.7 Timer A	20-12
20.7.1 Overview	20-12
20.7.2 Pulse output port mode	20-13
20.8 Reset	20-26
20.9 Electrical characteristics	20-29
20.10 Low voltage version	20-30
20.10.1 Performance overview	
20.10.2 Pin configuration	20-31
20.10.3 Functional description	20-32
20.10.4 Electrical characteristics	

APPENDIX

Appendix 1. Memory allocation of 7733 Group	21-2
Appendix 2. Memory allocation in SFR area	
Appendix 3. Control registers	21-10
Appendix 4. Package outlines	21-38
Appendix 5. Hexadecimal instruction code table	21-41
Appendix 6. Machine instructions	21-44
Appendix 7. Examples of handling unused pins	21-58
Appendix 8. Countermeasure examples against noise	21-61
Appendix 9. Q & A	21-7′

PART 2 7735 Group

CHAPTER	1.	OVERVIEW			
	11	Performance ov	erview		1-2
			n		
		_			
		•	f handling unused pins		
	1.4	•	1-1		
CHAPTER	2.	CENTRAL PR	OCESSING UNIT (CPU)		
	2.1	Central process	ing unit2-	2 in	part 1
	2.2	Bus interface u	nit		2-2
	2.3	Accessible area			2-5
	2.4	Memory allocati	on 2-1	3 in p	part 1
	2.5	Processor mode	9\$		2-6
		2.5.4 Relationship	between access addresses and chip select signals $\overline{\text{CS}_0}$ to $\overline{\text{CS}_0}$	2S4	2-9
CHAPTER	3.	PROGRAMMA	ABLE I/O PORTS		
	3.1	Programmable I	/O ports 3-	2 in p	part 1
	3.2	Port peripheral	circuits		3-2
	3.3	Pull-up function	3-	3 in p	part 1
	3.4	Internal periphe	ral devices' I/O functions (Ports P42 and P5 to P8)3-1) in	part 1
	_				
CHAPTER	4.	INTERRUPTS			
					•
		•	² S4		•
			l		-
			/ level4-		•
		-	level detection circuit4-		-
			y level detection time4-		part 1
	4.7		are processed (from acceptance of interrupt request unti		
			errupt routine)4-		•
			errupt routine4-		•
			ots		
			upts (INTi interrupt)4-		-
	4.1	1 Precautions to	r interrupts4-	23 IN	part 1
CHAPTER	5.	KEY INPUT II	NTERRUPT FUNCTION		
	5.1	Overview	5-	2 in ¦	part 1
			on 5-		•
		-	cample for related registers5-		

CHAPTER	6. TIMER A				
	6.1 Overview	6-2	in	part	1
	6.2 Block descr	iption 6-3	in	part	1
	6.3 Timer mode	(Bits 1 and 0 of timer Ai mode register = "002")6-9	in	part	1
	6.4 Event counter	mode (Bits 1 and 0 of timer Ai mode register = "012")6-19	in	part	1
	6.5 One-shot pulse	e mode (Bits 1 and 0 of timer Ai mode register = "102") 6-32	in	part	1
	6.6 Pulse width	modulation (PWM) mode (Bits 1 and 0 of timer Ai mode		•	
	register = "	112")6-41	in	part	1
	•	·		•	
CHAPTER	7. TIMER B				
					Π
	7.1 Overview	7-2	in	part	1
	7.2 Block descr	iption 7-3	in	part	1
	7.3 Timer mode	(Bits 1 and 0 of timer Bi mode register = "002")	in	part	1
		er mode (Bits 1 and 0 of timer Bi mode register = "012") 7-17		-	
	7.5 Pulse period	d/Pulse width measurement mode (Bits 1 and 0 of timer Bi		•	
	mode regist	er = "102")	in	part	1
	7.6 Clock timer	7-34	in	part	1
CHAPTER	8. SERIAL I/O				
	8.1 Overview	8-2	in	part	1
		iption 8-4			
		nronous serial I/O mode		•	
	•	hronous serial I/O (UART) mode8-44		•	
	•			•	
CHAPTER	9. A-D CONV	FRTFR			
O.17 (1 1 E.1 (0. 7. D 00.111				_
	9.1 Overview	9-2	in	nart	1
		iption 9-3			
		ion method9-11		•	
		curacy and Differential non-linearity error9-14		•	
		ode		-	
		9-20		-	
	•	p mode		•	
	_	ep mode		•	
	•	for A-D converter 9-31		•	
				•	
CHAPTER	10. WATCHD	OG TIMER			
					Π
	10.1 Block desc	ription 10-2	2 in	part	1
		description		-	
	-	s for watchdog timer10-1			
		· ·		•	
CHAPTER	11. STOP AN	ID WAIT MODES			
	11.1 Overview	11-2	in	part	1
		erating circuit		•	
	-				

CHAPTER	12. CONNECTING EXTERNAL DEVICES	
	12.1 Signals required for accessing external devices	12-3
	12.1.1 External bus (A0/D0 to A15/D15, A16 and A17) and chip select signals (CSo to CS	
	12.1.2 External data bus width selection signal (Pin BYTE's level)	
	12.1.3 Read enable signal (RDE) and Write enable signals (WEL, WEH)	
	12.1.4 Address latch enable signal (ALE)	
	12.1.5 Signals related to ready function (RDY, RSMP)	
	12.1.6 Signals related to hold function (HOLD, HLDA)	
	12.1.7 Clock ϕ 1	
	12.1.7 Clock φ1	
	, ,	
	12.2 Software wait	
	12.3 Ready function	
	12.3.1 Operation in ready state	
	12.4 Hold function	
	12.4.1 Operation in hold state	12-24
CHAPTER	13. RESET	
	13.1 Hardware reset	
	13.2 Software reset	13-12 in part 1
		•
CHAPTER	14. CLOCK GENERATING CIRCUIT	
	14.1 Overview	14-2 in nart 1
	14.2 Oscillation circuit example	
	14.3 Clock control	
	14.0 Olock Collico	
CHADTED	15. ELECTRICAL CHARACTERISTICS	
CHAPIER	15. ELECTRICAL CHARACTERISTICS	
		450.
	15.1 Absolute maximum ratings	
	15.2 Recommended operating conditions	•
	15.3 Electrical characteristics	•
	15.4 A-D converter characteristics	•
	15.5 Internal peripheral devices	•
	15.6 Ready and Hold	
	15.7 Single-chip mode	
	15.8 Memory expansion mode and microprocessor mode : with no wait	15-5
	15.9 Memory expansion mode and microprocessor mode: with wait 1	15-7
	15.10 Memory expansion mode and microprocessor mode : with wait 0	15-9
	15.11 Testing circuit for ports P0 to P8, ϕ 1, and \overline{E}	15-21 in part 1
CUADTED	16. STANDARD CHARACTERISTICS	
CHAPIEK	10. STANDARD CHARACTERISTICS	
	16.1 Standard characteristics	16-2 in part 1
		-

CHA	PIER 17. APPLICATIONS	
	17.1 Memory expansion	17-2
	17.1.1 Memory expansion model	
	17.1.2 Calculation ways for timing	
	17.1.3 Points in memory expansion	
	17.1.4 Memory expansion example	
	17.1.5 I/O expansion example	
	17.2 Serial I/O	
	17.3 Watchdog timer	
	17.4 Power saving	•
	17.5 Timer B	
CHA	PTER 18. LOW VOLTAGE VERSION	
	18.1 Performance overview	18-2
	18.2 Pin configuration	
	18.3 Functional description	
	18.4 Electrical characteristics	
	18.4.6 Ready and Hold	
	18.4.8 Memory expansion mode and microprocessor mode : w	
	18.4.9 Memory expansion mode and microprocessor mode: w	
	18.4.10 Memory expansion mode and microprocessor mode :	
	18.5 Standard characteristics	
	18.6 Application	•
	18.6.1 Memory expansion	
	18.6.2 Memory expansion example	
	18.6.3 Ready generation circuit example	
CHA	PTER 19. BUILT-IN PROM VERSION	
	19.1 EPROM mode	19-2
	19.2 Usage precaution	
	- O-Z O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-O-	
CHA	PTER 20. EXTERNAL ROM VERSION	
	20.1 Performance overview	20-:
	20.2 Pin configuration	
	20.3 Pin description	
	20.4 Block description	
	20.5 Memory allocation	
	20.6 Processor modes	
	20.7 Timer A	
	20.8 Reset	
	20.9 Electrical characteristics	
	20.10 Low voltage version	
	20.10.1 Performance overview	
	20.10.2 Pin configuration	
	20.10.3 Functional description	
	20.10.4 Electrical characteristics	

APPENDIX

Appendix 1. Memory allocation of 7735 Group	21-3
Appendix 2. Memory allocation in SFR area	
Appendix 3. Control registers	21-9
Appendix 4. Package outlines	
Appendix 5. Hexadecimal instruction code table	21-41 in part 1
Appendix 6. Machine instructions	21-44 in part 1
Appendix 7. Examples of handling unused pins	21-11
Appendix 8. Countermeasure examples against noise	21-61 in part 1
Appendix 9. Q & A	21-71 in part 1



PART 3 7736 Group

CHAPTER	1. OVERVIEW		
	1.1 Performance ov	erview	1-2
		on	
	1.3.1 Examples of	of handling unused pins	1-8
	1.4 Block diagram		1-13
CHAPTER	2. CENTRAL PR	OCESSING UNIT (CPU)	
	2.1 Central process	ing unit	2-2 in part 1
	2.2 Bus interface u		
		ode A	
		ode B	2-2 in part 2
	2.3 Accessible area		
		ode A	
		ode B	•
	•	ion	•
	2.5 Processor mode	es	2-2
CHAPTER	3. PROGRAMMA	ABLE I/O PORTS	
	0.4 Duamanana	V2 marks and 1 0 mts 4	
		//O ports and Output-only ports	
		ection register	
		ister	
		circuits	
	-	1	
	•	ction for ports P104 to P107 (Klo to Kl3)	
		ction for ports P62 to P64 (INTo to INT2)	
		devices' I/O functions (Ports P42, P5 to P8, P90 to P93 and P104 t	0 P107) 3-10
CHAPTER	4. INTERRUPTS		
	4.1 Overview		4-2 in part 1
	4.2 Interrupt source	?s	4-4 in part 1
	4.3 Interrupt contro	l	4-6 in part 1
	4.4 Interrupt priority	y level	4-10 in part 1
	4.5 Interrupt priority	y level detection circuit	4-11 in part 1
	4.6 Interrupt priority	y level detection time	4-13 in part 1
	4.7 How interrupts	are processed (from acceptance of interrupt request	
	until execution	of interrupt routine)	4-14 in part 1
	4.8 Return from inte	errupt routine	4-17 in part 1
		ots	
	4.10 External interr	upts (INTi interrupt)	4-19 in part 1
	4.11 Precautions fo	r interrupts	4-23 in part 1

CHAPTER 5. KEY	INPUT INTERRUPT FUNCTION	
5.1 Overvi	ew	5-2
	description	
	ins KI0 to KI3 and P64/INT2	
	ort function control register	
	nterrupt function	
	setting example for related registers	
J.S IIIIIai	setting example for related registers	5-7
CHAPTER 6. TIME	R A	
6.1 Overvi	ew	6-2 in part 1
6.2 Block	description	6-3 in part 1
6.3 Timer	mode (Bits 1 and 0 of timer Ai mode register = "002"	') 6-9 in part 1
	ounter mode (Bits 1 and 0 of timer Ai mode register = "012")	
	ot pulse mode (Bits 1 and 0 of timer Ai mode register = "102")	•
	width modulation (PWM) mode (Bits 1 and 0 of timer	-
	er = "112")	
3		
CHAPTER 7. TIMEI	R B	
	ew	
	description	
	mode (Bits 1 and 0 of timer Bi mode register = "002"	
	ounter mode (Bits 1 and 0 of t <mark>imer Bi m</mark> ode register = "012")	•
	period/Pulse width measurement mode (Bits 1 and 0	
mode	register = "102")	7-25 in part 1
7.6 Clock	timer	7-34 in part 1
CHARTER & CERT	A L 1/O	
CHAPTER 8. SERIA	AL 1/0	
9.1 Overvi	ew	9 2 in nort 1
	description	•
	ort P8 direction register	
	synchronous serial I/O mode	
8.4 CIOCK	asynchronous serial I/O (UART) mode	8-5
CHAPTER 9. A-D C	ONVERTER	
	ew	•
	description	
	ort P7 direction register	
	onversion method	•
	ite accuracy and Differential non-linearity error	-
	not mode	•
-	t mode	-
_	sweep mode	
-	t sweep mode	
9.9 Precau	itions for A-D converter	9-31 in part 1

11.1 Overview	CHAPTER	10. WATCHDOG TIMER	
10.2 Operation description		10.1 Block description	
10.3 Precautions for watchdog timer		•	•
11.1 Overview			
External bus modes A	CHAPTER	11. STOP AND WAIT MODES	
External bus modes A		11.1 Overview	
External bus modes B			11-2 in part 1
11.2 Clock generating circuit External bus mode A			•
External bus mode A			
External bus mode B			11-3 in nart 1
11.3 Stop mode			•
External bus mode A		11 3 Ston mode	·
External bus mode B		External bus mode A	
11.4 Wait mode External bus mode A			
External bus mode A		44 4 141 14	
CHAPTER 12. CONNECTING EXTERNAL DEVICES 12.1 Signals required for accessing external devices External bus mode A		External bus mode A	
12.1 Signals required for accessing external devices External bus mode A		External bus mode B	11-6 in part 2
12.1 Signals required for accessing external devices External bus mode A			
External bus mode A	CHAPTER	12. CONNECTING EXTERNAL I	DEVICES
External bus mode A			
External bus mode B			
12.2 Software wait External bus mode A		External bus mode A	12-2 in part 1
External bus mode A		External bus mode B	12-3 in part 2
External bus mode B		12.2 Software wait	
12.3 Ready function External bus mode A			
External bus mode A		External bus mode B	12-16 in part 2
External bus mode B			
12.4 Hold function External bus mode A		External bus mode A	12-16 in part 1
External bus mode A		External bus mode B	12-19 in part 2
External bus mode B		12.4 Hold function	
CHAPTER 13. RESET 13.1 Hardware reset			•
13.1 Hardware reset		External bus mode B	12-23 in part 2
13.1 Hardware reset	CHAPTER	13. RESET	
40.00-11			
13.2 Software reset13-12 in part 1		13.2 Software reset	13-12 in part 1
CHAPTER 14. CLOCK GENERATING CIRCUIT	CHAPTER	14. CLOCK GENERATING CIRC	CUIT
14.1 Overview14-2 in part 1		14.1 Overview	14-2 in part 1
14.2 Oscillation circuit example14-3 in part 1			<u>-</u>
14.3 Clock control		•	•

CHAPTER 15. ELECTRICAL CHARACTERISTICS	
45.4. Abasiluta magrimum vatings	45.0
15.1 Absolute maximum ratings	
15.2 Recommended operating conditions 15.3 Electrical characteristics	
15.4 A-D converter characteristics	
15.5 Internal peripheral devices	•
15.6 Ready and Hold	13-0 III part 1
External bus mode A	15-11 in part 1
External bus mode B	•
15.7 Single-chip mode	•
15.8 Memory expansion mode and Microprocessor mode : with	
External bus mode A	
External bus mode B	15-5 in part 2
15.9 Memory expansion mode and Microprocessor mode: with	wait 1
External bus mode A	15-17 in part 1
External bus mode B	
15.10 Memory expansion mode and Microprocessor mode : with	
External bus mode A	
External bus mode B	•
15.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and E	15-8
CHAPTER 16. STANDARD CHARACTERISTICS	
16.1 Standard characteristics	
16.1.1 Programmable I/O port (CMOS output) standard characte	
P40 to P43, P5 to P9, and P104 to P107	
16.1.2 Programmable I/O port (CMOS output) standard characte	
and P100 to P103	
16.1.3 Icc-f(XIN) standard characteristics	-
16.1.4 A-D converter standard characteristics	16-5 III part 1
CHAPTER 17. APPLICATIONS	
CHAPTER 17. APPLICATIONS	
47.4 Mamany ayrangian	
17.1 Memory expansion External bus mode A	17 2 in nort 1
External bus mode B	-
17.2 Serial I/O	
17.3 Watchdog timer	•
17.4 Power saving	
17.4.1 Power saving example with stop mode used	
17.4.2 Power saving example with wait mode used	
17.5 Timer B	
CHAPTER 18. LOW VOLTAGE VERSION	
18.1 Performance overview	18-3
18.2 Pin configuration	18-4
18.3 Functional description	

18.4 Electrical characteristics	18-6
18.4.1 Absolute maximum ratings	18-7
18.4.2 Recommended operating conditions	18-8
18.4.3 Electrical characteristics	
18.4.4 A-D converter characteristics	18-10 in part 1
18.4.5 Internal peripheral devices	•
18.4.6 Ready and Hold	•
External bus mode A	18-16 in part 1
External bus mode B	-
18.4.7 Single-chip mode	•
18.4.8 Memory expansion mode and microprocessor mode : with no w	
External bus mode A	
External bus mode B	•
18.4.9 Memory expansion mode and microprocessor mode: with wait	•
External bus mode A	
External bus mode B	•
18.4.10 Memory expansion mode and microprocessor mode: with wait	•
External bus mode A	
External bus mode B	
18.4.11 Measuring circuit for ports P0 to P10 and pins ϕ_1 and \overline{E}	•
18.5 Standard characteristics	
18.5.1 Programmable I/O port (CMOS output) standard characteristics : Por	ts P0 to P3,
P40 to P43, P5 to P9 and P104 to P107	18-14
18.5.2 Programmable I/O port (CMOS output) standard characteristics : Por	ts P44 to P47
and P50 to P53	18-15
18.6 Applications	18-16
External bus mode A	18-32 in part 1
External bus mode B	18-13 in part 2
CHAPTER 19. BUILT-IN PROM VERSION	
19.1 EPROM mode	19-2
19.2 Usage precaution	19-10 in part 1
	•
APPENDIX	
Appendix 1. Memory allocation of 7736 Group	20-3
Appendix 2. Memory allocation in SFR area	
Appendix 3. Control registers	
Appendix 4. Package outlines	
Appendix 5. Hexadecimal instruction code table	
Appendix 6. Machine instructions	•
Appendix 7. Examples of handling unused pins	•
Appendix 8. Countermeasure examples against noise	
Appendix 9. Q & A	-
Appendix of a a A minimum mini	21 71 III pait 1
GLOSSARY	

PART 1

7733 Group

CHAPTER 1 OVERVIEW

CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

CHAPTER 3 PROGRAMMABLE I/O PORTS

CHAPTER 4 INTERRUPTS

CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

CHAPTER 6 TIMER A

CHAPTER 7 TIMER B

CHAPTER 8 SERIAL I/O

CHAPTER 9 A-D CONVERTER

CHAPTER 10 WATCHDOG TIMER

CHAPTER 11 STOP AND WAIT MODES

CHAPTER 12 CONNECTING EXTERNAL DEVICES

CHAPTER 13 RESET

CHAPTER 14 CLOCK GENERATING CIRCUIT

CHAPTER 15 ELECTRICAL CHARACTERISTICS

CHAPTER 16 STANDARD CHARACTERISTICS

CHAPTER 17 APPLICATIONS

CHAPTER 18 LOW VOLTAGE VERSION

CHAPTER 19 BUILT-IN PROM VERSION

CHAPTER 20 EXTERNAL ROM VERSION

APPENDIX

PART 1 7733 Group

The 7733 Group is described in part 1.

For the 7735 Group, refer to part "2. 7735 Group." In part 2, the differences between the 7735 Group and the 7733 Group are mainly described.

For the 7736 Group, refer to part "3. 7736 Group." In part 3, the differences between the 7736 Group and the 7733 Group are mainly described.




CHAPTER 1 OVERVIEW

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

The 7733 Group is a 16-bit single-chip microcomputer designed with high-performance CMOS silicon gate technology. It is housed in an 80-pin plastic molded flat package.

This single-chip microcomputer has a large 16-Mbyte accessible space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for communication and office equipment controllers.

- * About details concerning each microcomputer's development state of the 7733 Group, inquire "CONTACT ADDRESSES FOR FURTHER INFORMATION" described last.
- * Functional codes of the 7733 Group are described below.



1.1 Performance overview

Table 1.1.1 lists the M37733MHBXXXFP's performance overview.

Table 1.1.1 M37733MHBXXXFP's performance overview

Items		Performance
Number of basic instructions		103
The minimum instruction	execution time	160 ns
		(When f(XIN) = 25 MHz and the main clock is the system clock)
Main-clock frequency f(X	(IN)	25 MHz (Max.) (Note 3)
Sub-clock frequency f(Xo	CIN)	32.768 kHz (Typ.)
Memory size	ROM	124 Kbytes
	RAM	3968 bytes
Programmable I/O ports	Ports P0-P2, P4-P8	8 bits X 8
	Port P3	4 bits X 1
Multifunction timers	Timers A0-A4	16 bits X 5
	Timers B0-B2	16 bits X 3
Serial I/O	UART0-UART2	(UART or clock synchronous serial I/O) X 3
A-D converter		(10-bit successive approximation method) X 1 (8 channels)
Watchdog timer		12 bits X 1
Interrupts		3 external, 16 internal (By software, one of interrupt priority
		levels 0 to 7 can be set for each interrupt)
Clock generating circuits	Main-clock oscillation	Built-in (externally connected to a ceramic resonator or a
	circuit	quartz-crystal oscillator.)
	Sub-clock oscillation	Built-in (externally connected to a quartz-crystal oscillator)
	circuit	
Power source voltage		5 V ± 10% (When the main clock is the system clock)
		2.7 V to 5.5 V (When the sub clock is the system clock)
Power consumption in si	ingle-chip mode	47.5 mW (When $f(XIN) = 25$ MHz, VCC = 5 V, and the
		main clock is the system clock, Typ.)
		250 μ W (When f(Xcin) = 32 kHz, Vcc = 5 V, the sub clock
		is the system clock, and the main clock is stopped, Typ.)
Port input/output	Input/Output withstand	5 V
characteristics	voltage	
	Output current	5 mA
Memory expansion		Possible (Maximum of 16 Mbytes)
Operating temperature ra	ange	−20 °C to +85 °C
Device structure		High-performance CMOS silicon gate process
Package		80-pin plastic molded QFP

Notes 1: All of the 7733 Group microcomputers are the same except for package type, memory type, memory size, and electrical characteristics.

- 2: For the low voltage version, refer to chapter "18. LOW VOLTAGE VERSION."
- 3: When the main clock division selection bit = "1," the maximum value of f(XIN) = 12.5 MHz.

1.2 Pin configuration

1.2 Pin configuration

Figure 1.2.1 shows the M37733MHBXXXFP pin configuration.

Note: For the low voltage version, refer to chapter "18. LOW VOLTAGE VERSION."




Fig. 1.2.1 M37733MHBXXXFP pin configuration (Top view)

1.3 Pin description

Tables 1.3.1–1.3.3 list the pin description. Note that the pin description of the built-in PROM version in the EPROM mode is described in section "19.1 EPROM mode."

Table 1.3.1 Pin description (1)

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source input		To pin Vcc, apply 5 V±10% (Note) (When the main
			clock is the system clock) or 2.7 V to 5.5 V (When the
			sub clock is the system clock). To pin Vss, apply 0 V.
CNVss	CNVss	Input	This pin switches the processor mode.
			[Single-chip Mode] [Memory Expansion Mode]
			Connect to pin Vss.
			[Microprocessor Mode]
			Connect to pin Vcc.
RESET	Reset input	Input	The microcomputer is reset when "L" level is input to
			this pin.
XIN	Clock input	Input	Pins XIN and XOUT are the I/O pins of the clock
			generating circuit, respectively. Connect these pins via
Xout	Clock output	Output	a ceramic resonator or a quartz-crystal oscillator. When
			an external clock is used, the clock should be input to
			pin XIN, and pin XOUT should be left open.
Ē	Enable output	Output	This pin outputs signal E. When E's level is "L," the
		4	microcomputer reads data and instruction codes or
			writes data. Also, output of signal \overline{E} can be stopped
			by software.
BYTE	External data bus width	Input	[Single-chip Mode]
	selection input		Connect to pin Vss.
			[Memory Expansion Mode] [Microprocessor Mode]
			Input level to this pin determines whether the external
			data bus has a 16-bit width or an 8-bit width. A 16-bit
			width is selected when the level is "L," and an 8-bit
			width is selected when the level is "H."
AVCC	Analog power source input		Power source input for the A-D converter. Connect to
			pin VCC.
AVss			Power source input for the A-D converter. Connect to
			pin Vss.
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D
			converter.

Note: In the low voltage version, it is 2.7 V to 5.5 V.

1.3 Pin description

Table 1.3.2 Fill description (2	Table	1.3.2	Pin	description	(2)
---------------------------------	--------------	-------	-----	-------------	-----

Pin	Name	Input/Output	Functions
P00-P07	I/O port P0	I/O	[Single-chip Mode]
			P0 is an 8-bit CMOS I/O port and has an I/O direction
			register. Each pin can be programmed for input or output.
A0-A7		Output	[Memory Expansion Mode] [Microprocessor Mode]
			Address's low-order 8 bits (A0-A7) are output.
P10-P17	I/O port P1	I/O	[Single-chip Mode]
			P1 is an 8-bit I/O port with the same function as port
			P0.
A8/D8-			[Memory Expansion Mode] [Microprocessor Mode]
A15/D15			■ When the external data bus width = 8 bits
			(Pin BYTE is at "H" level)
			Address's middle-order 8 bits (A8-A15) are output.
			◆ When the external data bus width = 16 bits
			(Pin BYTE is at "L" level)
			Input/Output of data (D8-D15) and output of address's
			middle-order 8 bits (A8-A15) are performed with the
			time sharing method.
P20-P27	I/O port P2	I/O	[Single-chip Mode]
			P2 is an 8-bit I/O port with the same function as port
			P0.
A16/D0-		4	[Memory Expansion Mode] [Microprocessor Mode]
A23/D7			Input/Output of data (D0-D7) and output of address's
			high-order 8 bits (A ₁₆ -A ₂₃) are performed with the time
		, O.	sharing method.
P30-P33	I/O port P3	I/O	[Single-chip Mode]
			P3 is a 4-bit I/O port with the same function as port P0.
R/W,		Output	[Memory Expansion Mode] [Microprocessor Mode]
BHE,			These pins respectively output signals R/W, BHE, ALE,
ALE,			and HLDA.
HLDA			● Signal R/W
			This signal indicates the data bus state.
			When this signal level is "H," a data bus is in the
			read state. When this signal level is "L," a data bus
			is in the write state.
			● Signal BHE
			This signal's level is "L" when the microcomputer
			accesses an odd address.
			● Signal ALE
			This signal is used to separate the multiplexed signal which
			consists of an address and data to the address and the data.
			● Signal HLDA
			This signal informs the external whether this
			microcomputer enters the Hold state or not.
			In Hold state, pin HLDA outputs "L" level.

1.3 Pin description

Table 1.3.3 Pin description (3)

Pin	Name	Input/Output	Functions
P40-P47	I/O port P4	I/O	[Single-chip Mode]
			P4 is an 8-bit I/O port with the same function as port
			P0. P42 can also be programmed as the clock ϕ_1 output
			pin. (Refer to chapter "14. CLOCK GENERATING
			CIRCUIT.")
HOLD,		Input	[Memory Expansion Mode]
RDY,		Input	P40 functions as pin HOLD, and P41 as pin RDY.
P42-P47		I/O	The microcomputer is in Hold state while pin HOLD's
			input level is "L" and is in Ready state while pin RDY's
			input level is "L."
			P42-P47 function as I/O ports with the same function
			as port P0. P42 can also be programmed as the clock
			ϕ_1 output pin. (Refer to chapter "14. CLOCK"
			GENERATING CIRCUIT.")
HOLD,	_	Input	[Microprocessor Mode]
\overline{RDY} ,		Input	P40 functions as pin HOLD, P41 as pin RDY, and P42
<i>φ</i> 1,		Output	as the clock ϕ_1 output pin. (Refer to "[Memory
P43-P47		I/O	Expansion Mode].") P43-P47 function as I/O ports
			with the same function as port P0.
P50-P57	I/O port P5	I/O	P5 is an 8-bit I/O port with the same function as port
		4	P0 and can be programmed as I/O pins for timers A0-
			A3 and input pins (KIo-KI3) for the key input interrupt.
P60-P67	I/O port P6	1/0	P6 is an 8-bit I/O port with the same function as port
		, O.	P0 and can be programmed as I/O pins for timer A4,
			external interrupt input pins, and input pins for timers
			B0-B2. P67 also functions as an output pin for the sub
			clock (ϕ SUB).
P70-P77	I/O port P7	I/O	P7 is an 8-bit I/O port with the same function as port
			P0 and can be programmed as analog input pins for
			the A-D converter. P76 and P77 can be programmed
			as I/O pins (XCOUT, XCIN) for the sub-clock (32 kHz)
			oscillation circuit. When using P76 and P77 as pins
			XCOUT and XCIN, connect a quartz-crystal oscillator
			between them. When inputting an external clock, input
			the clock from pin XCIN. P72-P75 also function as
			UART2's I/O pins.
P80-P87	I/O port P8	I/O	P8 is an 8-bit I/O port with the same function as port
	-	., 0	P0 and can be programmed as serial I/O's I/O pins.

1.3 Pin description

1.3.1 Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate performance</u> according to the user's application.

(1) In single-chip mode

Table 1.3.4 Examples of handling unused pins in single-chip mode

Pins	Handling example
P0-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Note 1).
E	Leave this pin open.
XOUT (Note 2)	
AVcc	Connect this pin to pin Vcc.
AVss, VREF, BYTE	Connect these pins to pin Vss.

Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.

Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

2: This is applied when an external clock is input to pin XIN.




Fig. 1.3.1 Examples of handling unused pins in single-chip mode

(2) In memory expansion mode

Table 1.3.5 Examples of handling unused pins in memory expansion mode

Pins	Handling example
P42-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Notes 1, 2, and 7).
BHE (Note 3)	Leave this pin open. (Note 5)
ALE (Note 4)	
HLDA	
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - **4:** This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - **5:** When Vss level is applied to pin CNVss, note the following: this pin functions as an input port from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 6: This is applied when an external clock is input to pin XIN.
 - 7: Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47 and P5 to P8.




Fig. 1.3.2 Examples of handling unused pins in memory expansion mode

OVERVIEW

1.3 Pin description

(3) In microprocessor mode

Table 1.3.6 Examples of handling unused pins in microprocessor mode

Pins	Handling example
P43-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Notes 1 and 2).
BHE (Note 3)	Leave this pin open. (Note 5)
ALE (Note 4)	
HLDA, φ1	
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - **4:** This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - **5:** When Vss level is applied to pin CNVss, note the following: this pin functions as an input port from reset until the processor mode is switched to the microprocessor mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 6: This is applied when an external clock is input to pin XIN.




Fig. 1.3.3 Examples of handling unused pins in microprocessor mode

1.4 Block diagram

Figure 1.4.1 shows the M37733MHBXXXFP block diagram.




Fig.1.4.1 M37733MHBXXXFP block diagram

MEMO



CHAPTER 2

CENTRAL PROCESSING UNIT (CPU)

- 2.1 Central processing unit
- 2.2 Bus interface unit
- 2.3 Accessible area
- 2.4 Memory allocation
- 2.5 Processor modes

2.1 Central processing unit

2.1 Central processing unit

The CPU of the 7733 Group has ten registers as shown in Figure 2.1.1. Each of these registers is described below.




Fig. 2.1.1 CPU registers structure

2.1 Central processing unit

2.1.1 Accumulator (Acc)

Accumulators A and B are available.

(1) Accumulator A (A)

Data processing such as calculation, data transfer, or data input/output is executed mainly through accumulator A. It consists of 16 bits and its low-order 8 bits can also be used separately. The data length flag (m), which is a part of the processor status register, specifies whether accumulator A is used as a 16-bit register or an 8-bit register. When the data length is 8 bits wide, only the low-order 8 bits of accumulator A are used and the contents of the high-order 8 bits is unchanged.

(2) Accumulator B (B)

Accumulator B has the same function as accumulator A and can be used instead of accumulator A. Note that, except for some instructions, the use of accumulator B requires more instruction bytes and execution cycles than that of accumulator A. Accumulator B consists of 16 bits and is also affected by the data length flag (m) just as for accumulator A.

2.1.2 Index register X (X)

Index register X consists of 16 bits and its low-order 8 bits can also be used separately. The index register length flag (x), which is a part of the processor status register, specifies whether index register X is used as a 16-bit register or an 8-bit register. When the index register length is 8 bits wide, only the low-order 8 bits of index register X are used and the contents of the high-order 8 bits is unchanged.

In an addressing mode where index register X is used as an index register, the address obtained by adding the contents of index register X to the operand is accessed. In execution of a block transfer instruction (MVP or MVN), the contents of index register X is the low-order 16 bits of the source address and the third byte of the instruction is the high-order 8 bits of the address.

* Refer to "7700 Family Software Manual" for addressing modes.

2.1.3 Index register Y (Y)

Index register Y has the same function as index register X. Index register Y consists of 16 bits and is also affected by the index register length flag (x) just as for index register X.

In execution of a block transfer instruction (MVP or MVN), the contents of index register Y is the low-order 16 bits of the destination address and the second byte of the instruction is the high-order 8 bits of the address.

2.1 Central processing unit

2.1.4 Stack pointer (S)

The stack pointer (S) consists of 16 bits and is used for an interrupt, a subroutine call, or execution of an addressing mode where a stack is used. The contents of S indicates a store address for a register and so on during an interrupt or a subroutine call (stack area). The stack area is set in bank 016. (Refer to section "2.1.6 Program bank register (PG).")

When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) into an address indicated by the contents of S and decrements the contents of S by 1. Then the microcomputer stores the contents of the program counter (PC) and the processor status register (PS). After acceptance of an interrupt request, the contents of S becomes [S] - 5. ([S] is the initial address that the stack pointer (S) indicates when an interrupt request is accepted.) (Refer to **Figure 2.1.2.**)

After processing in an interrupt routine is finished, processing for return to the original routine is performed as follows.

When the RTI instruction is executed, the contents of registers which were stored in the stack area are restored into the original registers. (The contents are restored PS, PC, and PG in that order.) The contents of S is also returned to the state before acceptance of an interrupt request.

During a subroutine call, the same processing as for an interrupt is performed. The contents of PS, however, are not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)

During an interrupt or a subroutine call, registers other than the above registers are not automatically stored. Therefore, be sure to store necessary registers by software.

The contents of S is undefined at reset. Therefore, be sure to initialize S at the start of a program. Furthermore, a stack area changes according to subroutine's nesting or acceptance of multiple interrupts' requests. Therefore, give careful consideration to subroutine's nesting depth not to destroy the necessary data.

* Refer to "7700 Family Software Manual" for addressing modes.




Fig. 2.1.2 Stored registers in stack area

2.1 Central processing unit

2.1.5 Program counter (PC)

The program counter consists of 16 bits. This counter indicates the low-order 16 bits of a store address, which consists of 24 bits, of an instruction to be executed next, in other words an instruction which is read from an instruction queue buffer.

At reset, value "FF16" is set to the high-order byte (PCH) of the program counter and value "FE16" is set to the low-order byte (PCL) of the counter. And then, immediately after reset, the contents of the reset's vector addresses (addresses FFFE16, FFFF16) are set to the counter.

Figure 2.1.3 shows the program counter and the program bank register.




Fig. 2.1.3 Program counter and program bank register

2.1.6 Program bank register (PG)

The program bank register consists of 8 bits. (Refer to **Figure 2.1.3.**) This register indicates the high-order 8 bits of a store address, which consists of 24 bits, of an instruction to be executed next, in other words an instruction which is read from an instruction queue buffer. These 8 bits indicate "bank." The contents of the program bank register is automatically incremented by 1 when a carry occurs in the following cases:

- •When a certain value is added to the contents of the program counter
- •When the displacement is added to the program counter by executing a branch instruction and others. The contents of the program bank register is automatically decremented by 1 when a borrow occurs in the following case:
- •When a certain value is subtracted from the contents of the program counter

Therefore, when normally programming, it is not necessary to give consideration to bank boundaries. At reset, this register is cleared to "0016."

2.1 Central processing unit

2.1.7 Data bank register (DT)

The data bank register consists of 8 bits. In an addressing mode where the data bank register is used, the contents of this register is processed as the high-order 8 bits (bank) of an address to be accessed, which consists of 24 bits.

When setting a certain value to this register, execute the LDT instruction.

At reset, this register is cleared to "0016."

* Addressing modes where the data bank register is used are listed below:

Direct • indirect

Direct • indexed X • indirect

Direct • indirect • indexed Y

Absolute

Absolute • bit

Absolute • indexed X

Absolute • indexed Y

Absolute • bit • relative

Stack pointer • relative • indirect • indexed Y

2.1.8 Direct page register (DPR)

The direct page register consists of 16 bits. The contents of this register specifies a direct page area to bank 016 or an area which extends banks 016 and 116. The direct page area can be accessed with two bytes (**Note**) by using the direct page addressing mode.

The contents of the direct page register indicates the base address (the lowest address) of a direct page area which is extended to 256 bytes above this address.

Values from 000016 to FFFF16 can be set to the direct page register. When a certain value equal to or more than "FF0116" is set to the direct page register, the direct page area is specified to an area which extends banks 016 and 116. When the contents of low-order 8 bits of the direct page register is cleared to "0016," the number of cycles required to generate the address to be accessed is decremented by 1. Therefore, efficient access is possible.

At reset, this register is cleared to "000016."

Figure 2.1.4 shows a setting example of direct page areas.

Note: For the DIV and MPY instructions, the direct page area is accessed with 3 bytes.

When accumulator B is used, for each instruction, the number of instruction bytes is incremented by 1.

* Addressing modes where the direct page register is used are listed below:

Direct

Direct • bit

Direct • indexed X

Direct • indexed Y

Direct • indirect

Direct • indexed X • indirect

Direct • indirect • indexed Y

Direct • indirect long

Direct • indirect long • indexed Y

Direct • bit • relative

2.1 Central processing unit





Fig. 2.1.4 Setting example of direct page area

2.1 Central processing unit

2.1.9 Processor status register (PS)

The processor status register consists of 11 bits.

Figure 2.1.5 shows the structure of the processor status register.



Note: "0" is always read from bits 11 to 15.

Fig. 2.1.5 Structure of processor status register

(1) Bit 0: Carry flag (C)

This flag retains a carry or borrow which occur in the Arithmetic Logic unit (ALU) during an arithmetic or logic operation. This flag is also affected by a shift or rotate instruction. When the **BCC** or **BCS** instruction is executed, the program branches according to this flag's state. When setting this flag to "1," execute the **SEC** or **SEP** instruction; when clearing this flag to "0," execute the **CLC** or **CLP** instruction.

(2) Bit 1: Zero flag (Z)

This flag is set to "1" when the result of an arithmetic operation or data transfer is "0" and cleared to "0" when otherwise. When the **BNE** or **BEQ** instruction is executed, the program branches according to this flag's state. This flag is ignored for an addition and subtraction instructions (the **ADC** and the **SBC** instructions) in the decimal mode. When setting this flag to "1," execute the **SEP** instruction; when clearing this flag to "0," execute the **CLP** instruction.

(3) Bit 2: Interrupt disable flag (I)

This flag disables all maskable interrupts, in other words interrupts other than watchdog timer, the **BRK** instruction, and zero division interrupts. Interrupts are disabled when this flag is "1." When an interrupt request is accepted, this flag is automatically set to "1" and disables multiple interrupts. When setting this flag to "1," execute the **SEI** or **SEP** instruction; when clearing this flag to "0," execute the **CLI** or **CLP** instruction.

At reset, this flag is set to "1."

(4) Bit 3: Decimal mode flag (D)

This flag determines whether addition and subtraction are performed in binary or decimal.

Binary arithmetic is performed when this flag is "0."

When it is "1," decimal arithmetic is performed. At this time, each word is processed as 2- or 4-digit decimal data. (The digit's number is determined by the data length flag (m)).

Decimal adjust is automatically performed. (Note that a decimal operation is enabled only in execution of the **ADC** or **SBC** instruction.)

When setting this flag to "1," execute the **SEP** instruction; when clearing this flag to "0," execute the **CLP** instruction.

At reset, this flag is cleared to "0."

2.1 Central processing unit

(5) Bit 4: Index register length flag (x)

This flag determines whether index register X or index register Y is used as a 16-bit register or an 8-bit register. The register is used as a 16-bit register when this flag is "0" and as an 8-bit register when this flag is "1." When setting this flag to "1," execute the **SEP** instruction; when clearing this flag to "0," execute the **CLP** instruction.

At reset, this flag is cleared to "0."

Note: When data is transferred between registers which are different in bit length, the data is transferred with the bit length of the destination register. But this is not applied to the case where the TXA, TYA, TXB, or TYB instruction is executed. Refer to "7700 Family Software Manual" for details.

(6) Bit 5: Data length flag (m)

This flag determines whether data is used as 16-bit data or 8-bit data. Data is used as 16-bit data when this flag is "0" and as 8-bit data when this flag is "1." When setting this flag to "1," execute the **SEM** or **SEP** instruction; when clearing this flag to "0," execute the **CLM** or **CLP** instruction. At reset, this flag is cleared to "0."

Note: When data is transferred between registers which are different in bit length, the data is transferred with the data length of the destination register. But this is not applied to the case where the TXA, TYA, TXB, or TYB instruction is executed. Refer to "7700 Family Software Manual" for details.

(7) Bit 6: Overflow flag (V)

This flag is valid when addition or subtraction is executed for each word which is processed as signed binary data. If the data length flag (m) is "0," the overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -32768 and +32767 and cleared to "0" in the other cases. If the data length flag (m) is "1," the overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -128 and +127 and cleared to "0" in the other cases. Also, the overflow flag is set to "1" when the length of the division result obtained by the **DIV** instruction is longer than that of a register where the result is to be stored. When the **BVC** or **BVS** instruction is executed, the program branches according to this flag's state. This flag is ignored in the decimal mode. When setting this flag to "1," execute the **SEP** instruction; when clearing this flag to "0," execute the **CLV** or **CLP** instruction.

(8) Bit 7: Negative flag (N)

This flag is set to "1" when the result of an arithmetic operation or data transfer is negative. (Bit 15 of the result is "1" when the data length flag (m) is "0," or bit 7 of the result is "1" when the data length flag (m) is "1.") It is cleared to "0" in the other cases. When the **BPL** or **BMI** instruction is executed, the program branches according to this flag's state. This flag is ignored in the decimal mode. When setting this flag to "1," execute the **SEP** instruction; when clearing this flag to "0," execute the **CLP** instruction.

(9) Bits 8 to 10: Processor interrupt priority level (IPL)

These bits can specify one of levels 0 to 7 as the processor interrupt priority level. An interrupt is enabled when <u>its interrupt priority level</u>, which is set in the interrupt control register, is higher than IPL. When the interrupt request is accepted, the contents of IPL is stored into the stack area and the interrupt priority level of the accepted interrupt is set in IPL.

No instruction can directly set or clear each of these bits. When changing these bits, store a desired processor interrupt priority level into the stack area. And then, change the contents of the processor status register by executing the **PUL** or **PLP** instruction.

At reset, the contents of IPL is cleared to "0002."

2.2 Bus interface unit

2.2 Bus interface unit

The microcomputer has a bus interface unit (BIU) between the central processing unit (CPU) and memory • I/O unit. The BIU's function and operation are described below. When connecting external devices, refer to chapter "12. CONNECTING EXTERNAL DEVICES," also.

2.2.1 Overview

Transfer operation between the CPU and memory • I/O unit is always performed via the BIU.

- ① The BIU reads an instruction from the memory before the CPU executes it.
- ② When the CPU reads data from the memory /O unit, the CPU informs the BIU of the address where the data resides. The BIU reads the data from the address and pass it to the CPU.
- ③ When the CPU writes data to the memory I/O unit, the CPU informs the BIU of the address where the data resides. The BIU writes the data to the address.
- 4 In order to realize operations 1 to 3, the BIU inputs and outputs bus control signals and controls the buses.

Figure 2.2.1 shows the buses and bus interface unit (BIU).

2.2 Bus interface unit




Fig. 2.2.1 Buses and bus interface unit (BIU)

2.2 Bus interface unit

2.2.2 Functions of bus interface unit (BIU)

The bus interface unit (BIU) consists of four registers shown in Figure 2.2.2. Table 2.2.1 lists each register's function.




Fig. 2.2.2 Registers' structure of which bus interface unit (BIU) consists

Table 2.2.1 Each register's function

Table 1.12.1 2.10.1 10 June 1.12.1 1.10.1 1.			
Name	Functions		
Program address register	Indicates a store address for an instruction which is next fetched into an instruction		
	queue buffer.		
Instruction queue buffer	Temporarily stores an instruction which was fetched.		
Data address register	Indicates an address for data which is next read or written.		
Data buffer	Temporarily stores data which was read from the memory • I/O unit by the BIU		
	or which is to be written to the memory • I/O unit by the CPU.		

2.2 Bus interface unit

The CPU and buses operate on the basis of different signals (**Note**). Between the CPU and buses, therefore, data is passed or received via the BIU. Owing to the BIU's operation, the CPU can operate at high speed without waiting for the access by the low-speed memory • I/O unit.

When an external device is connected, it is necessary to secure an access time according to the external device's timing specifications. In this case, in order to secure an access time, the BIU extends the duration of signals required for the access.

Note: The CPU operates on the basis of ϕ CPU. The period of ϕ CPU is normally the same as that of ϕ . The internal buses operate on the basis of \overline{E} . The period of \overline{E} is at least twice that of ϕ .

The BIU's functions are described below.

(1) Reading out instruction (Instruction prefetch)

When the CPU does not request to read or write data, that is, when buses are not in use, the BIU reads instructions from the memory and stores them in an instruction queue buffer. This is called "instruction prefetch."

The CPU reads instructions from the instruction queue buffer and executes them. Therefore, the CPU can operate at high speed without waiting for the access by the low-speed memory.

When the instruction queue buffer becomes empty or stores only 1 byte of an instruction, the BIU prefetches a new instruction code. The instruction queue buffer can store instructions up to 3 bytes. The contents of the instruction queue buffer is initialized when a branch or jump instruction is executed and the BIU reads a new instruction code from the destination address.

If instructions in the instruction queue buffer are insufficient for the CPU's request, the BIU extends the "L"-level duration of clock ϕ CPU in order to keep the CPU waiting until the BIU fetches the requested number of instructions or more.

(2) Writing data to memory • I/O

The CPU informs the BIU's data address register of an address to which data is written and writes the data to the data buffer. The BIU outputs the address received from the CPU to the address bus and writes the data in the data buffer to the specified address.

While the BIU is writing data to the specified address, the CPU advances to the next process without waiting for completion of BIU's write operation.

Note that while the BIU uses buses for instruction prefetch, the BIU keeps the CPU waiting even when the CPU requests to write data.

(3) Signal input/output for access to external device

When accessing external devices, the BIU inputs and outputs signals required for the access. (For details, refer to chapter "12. CONNECTING EXTERNAL DEVICES.")

2.2 Bus interface unit

2.2.3 Operation of bus interface unit (BIU)

Figure 2.2.3 shows the basic operating waveforms of the bus interface unit (BIU). When accessing external devices, some signals which are input or output to or from the external are required. For details about these signals, refer to chapter "12. CONNECTING EXTERNAL DEVICES."

(1) When fetching an instruction into an instruction queue buffer

- ① When an instruction which is next fetched resides at an even address. The BIU fetches two bytes of the instruction with waveform (a). Note that when an external device which is connected by an 8-bit external data bus (BYTE = "H") is accessed, only one byte of the instruction is fetched.
- When an instruction which is next fetched resides at an odd address.
 The BIU fetches only one byte of the instruction with waveform (a). The contents at an even address is not fetched into an instruction queue buffer.

(2) When reading or writing data from or to memory • I/O

- ① When accessing 16-bit data which starts from an even address, waveform (a) is applied. The 16-bit data is accessed at a time.
- ② When accessing 16-bit data which starts from an odd address, waveform (b) is applied. The 16-bit data is accessed by the 8 bits. Invalid data is not fetched into a data buffer.
- When accessing 8-bit data at an even address, waveform (a) is applied. Data at an odd address is not fetched into a data buffer.
- When accessing 8-bit data at an odd address, waveform (a) is applied. Data at an even address is not fetched into a data buffer.

For instructions which are affected by the data length flag (m) or index register length flag (x), an operation is applied as follows:

- When "m" or "x" = "0," operation ① or ② is applied.
- When "m" or "x" = "1," operation 3 or 4 is applied.

2.2 Bus interface unit




Fig. 2.2.3 Basic operating waveforms of bus interface unit (BIU)

2.3 Accessible area

2.3 Accessible area

Figure 2.3.1 shows the M37733MHBXXXFP's accessible area.

Although the program counter (PC) consists of 16 bits, it can access the 16-Mbyte area at addresses 016 to FFFFFF16, combined with the program bank register (PG). For details about access to the external, refer to chapter "12. CONNECTING EXTERNAL DEVICES."

The memories and I/O units are allocated in the same accessible area. Therefore, operations such as data transfer, arithmetic, and others can be performed with the same instructions. (It is not necessary to distinguish the memories and I/O units.)




Fig. 2.3.1 M37733MHBXXXFP's accessible area

2.3 Accessible area

2.3.1 Banks

The accessible area is divided by the 64 Kbytes. This 64-Kbyte area is called "bank." The high-order 8 bits of an address, which consists of 24 bits, indicate the bank. A bank is specified by the program bank register (PG) or data bank register (DT). Each bank can be accessed efficiently by using an addressing mode where the data bank register (DT) is used.

At each bank's boundary, when an overflow occurs in the program counter (PC), the contents of the program bank register (PG) is incremented by 1; when a borrow occurs in the program counter (PC), the contents of the program bank register (PG) is decremented by 1. Accordingly, when normally programming, it is not necessary to give consideration to bank boundaries.

2.3.2 Direct page

A 256-byte area specified by the direct page register (DPR) is called "direct page." When setting a direct page, set the base address (the lowest address) of an area which is to be specified as a direct page to the direct page register (DPR). (Refer to section "2.1.8 Direct page register (DPR).")

By using a direct page addressing mode, a direct page can be accessed with less instruction cycles.

2.4 Memory allocation

2.4 Memory allocation

The internal area's memory allocation is described below. For the external area, refer to section "2.5 Processor modes."

2.4.1 Memory allocation in internal area

SFR (Special Function Register), internal RAM, and internal ROM are allocated in the internal area.

(1) SFR (Special Function Register) area

Registers required for setting internal peripheral devices are allocated to addresses 016 to 7F16. This area is called "SFR (Special Function Register) area." Figure 2.4.4 shows the SFR area's memory map.

For each register in the SFR area, refer to the corresponding functional description.

For the state of the SFR area immediately after reset, refer to section "13.1.2 State of CPU, SFR area and internal RAM area."

(2) Internal RAM area

In the M37733MHBXXXFP, a 3968-byte static RAM is allocated to addresses 8016 to FFF16 (**Note**). The internal RAM area is used as a data store area and as a stack area. Therefore, it is necessary to give careful consideration to nesting levels in subroutines and multiple interrupts' levels not to destroy necessary data.

(3) Internal ROM area

In the M37733MHBXXXFP, a 124-Kbyte mask ROM is allocated to addresses 100016 to 1FFF16 immediately after reset (**Note**). The internal ROM's size and area can be changed by the memory allocation selection bits (bits 0 to 2 at address 6316). Figure 2.4.1 shows the structure of the memory allocation control register and its setting method. Figures 2.4.2 and 2.4.3 show the M37733MHBXXXFP's memory map. (Refer to section "**Appendix 9. Q & A.**") Vector addresses for reset and interrupts (interrupt vector table) are allocated to addresses FFD616 to FFFF16 in the internal ROM. In the microprocessor mode, where the internal ROM area is inhibited from use, the ROM must be allocated to addresses FFD616 to FFFF16.

Note: For the other microcomputers of the 7733 Group, refer to section "Appendix 1. Memory allocation of 7733 Group."




Fig. 2.4.1 Structure of memory allocation control register and its setting method




Fig. 2.4.2 M37733MHBXXXFP's memory map (1)




Fig. 2.4.3 M37733MHBXXXFP's memory map (2)




Fig. 2.4.4 M37733MHBXXXFP's memory map (3)

000000	adecimal notation)	000040	decimal notation) Count start flag
000000		000040	Count start hay
000001	Port P0 register	000041	One-shot start flag
000003	Port P1 register	000042	one energial nag
000004	Port P0 direction register	000044	Up-down flag
000005	Port P1 direction register	000045	
000006	Port P2 register	000046	
000007	Port P3 register	000047	Timer A0 register
800000	Port P2 direction register	000048	Timer A4 register
000009	Port P3 direction register	000049	Timer A1 register
00000A	Port P4 register	00004A	Timer A2 register
00000B	Port P5 register	00004B	Tiller Az register
00000C	Port P4 direction register	00004C	Timer A3 register
00000D	Port P5 direction register	00004D	Timor 7 to Togistor
00000E	Port P6 register	00004E	Timer A4 register
00000F	Port P7 register	00004F	1 10 10
000010	Port P6 direction register	000050	Timer B0 register
000011	Port P3 register	000051	-
000012	Port P8 register	000052	Timer B1 register
000013 000014	Port P8 direction register	000053	
000014	FOILE O UITECTION TEGISTER	000054 000055	Timer B2 register
000015		000056	Timer A0 mode register
000016		000057	Timer A1 mode register
000017		000057	Timer A2 mode register
000010		000059	Timer A3 mode register
000013		00005A	Timer A4 mode register
000017t		00005B	Timer B0 mode register
00001D	Reserved area (Note)	00005C	Timer B1 mode register
00001D	Reserved area (Note)	00005D	Timer B2 mode register
00001E	A-D control register 0	00005E	Processor mode register 0
00001F	A-D control register 1	00005F	Processor mode register 1
000020	A D resistes 0	000060	Watchdog timer register
000021	A-D register 0	000061	Watchdog timer frequency selection flag
000022	A-D register 1	000062	Reserved area (Note)
000023	A-D register i	000063	Memory allocation control register
000024	A-D register 2	000064	UART2 transmit/receive mode register
000025	7 D Toglotol 2	000065	UART2 baud rate register (BRG2)
000026 000027	A-D register 3	000066 000067	UART2 transmission buffer register
000028	A-D register 4	000068	UART2 transmit/receive control register 0
000029	7 D Togister 1	000069	UART2 transmit/receive control register 1
00002A 00002B	A-D register 5	00006A 00006B	UART2 receive buffer register
00002C	A D register 6	00006C	Oscillation circuit control register 0
00002D	A-D register 6	00006D	Port function control register
00002E	A-D register 7	00006E	Serial transmit control register
00002F		00006F	Oscillation circuit control register 1
000030	UART 0 transmit/receive mode register	000070	A-D/UART2 trans./rece. interrupt control registe
000031	UART 0 baud rate register (BRG0)	000071	UART 0 transmission interrupt control register
000032	UART 0 transmission buffer register	000072	UART 0 receive interrupt control register
000033	HADT 0 to a consistence of the constant of the	000073	UART 1 transmission interrupt control register
000034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register Timer A1 interrupt control register
000036 000037	UART 0 receive buffer register	000076 000077	Timer A2 interrupt control register
000037	UART 1 transmit/receive mode register	000077	Timer A3 interrupt control register
000036	UART 1 baud rate register (BRG1)	000078	Timer A4 interrupt control register
000039 00003A	S 1 Dada Tato Togistor (DROT)	000079 00007A	Timer B0 interrupt control register
00003A	UART 1 transmission buffer register	00007A	Timer B1 interrupt control register
00003D	UART 1 transmit/receive control register 0	00007B	Timer B2 interrupt control register
00003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register
00003E	, and the second	00007E	INT ₁ interrupt control register
00003F	UART 1 receive buffer register	00007F	INT2/Key input interrupt control register

Fig. 2.4.5 SFR area's memory map

2.5 Processor modes

2.5 Processor modes

The M37733MHBXXXFP can operate in the following three processor modes: single-chip mode, memory expansion mode, and microprocessor mode. In the M37733MHBXXXFP, some pins' functions, memory allocation, and accessible area differ according to processor modes. These differences according to processor modes are described below. Figure 2.5.1 shows the memory map in each processor mode.




Fig. 2.5.1 Memory map in each processor mode (M37733MHBXXXFP)

2.5 Processor modes

2.5.1 Single-chip mode

When not using an external device, this mode is used. In this mode, ports P0 to P8 function as programmable I/O ports. (When using internal peripheral devices, they function as I/O pins.) Only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

Output of \bar{E} can be stopped by software. (Refer to section "12.1 Signals required for accessing external devices.")

2.5.2 Memory expansion and Microprocessor modes

When connecting an external device, these modes are used. In these modes, an external device can be connected to an arbitrary area in the 16-Mbyte accessible area. For access to an external device, refer to chapter "12. CONNECTING EXTERNAL DEVICES."

The memory expansion and microprocessor modes have the same functions except for the followings:

- ① In the microprocessor mode, access to the internal ROM area is forcibly disabled. This area is handled as the external area.
- ② In the microprocessor mode, port P42 functions as a clock ϕ_1 output pin. (Note)

In the memory expansion and microprocessor modes, pins P0 to P3, P40, and P41 function as I/O pins for signals required for access to an external device. Therefore, these pins cannot be used as programmable I/O ports.

If an external device is connected to a certain area which is allocated to the internal area, when this area is read, data in the internal area is fetched into the central processing unit (BIU) but data in the external area is not fetched; when data is written to this area, the data is written to the internal area and signals are output to the external at the same timing as writing to the internal area.

Note: Output of clock ϕ_1 can be stopped by software. (For details, refer to section "12.1 Signals required for accessing external devices.")

Figure 2.5.2 shows the pin configuration in each processor mode. Table 2.5.1 lists the relationship between processor modes and functions of P0 to P4.

For each pin's function, refer to section "1.3 Pin description," chapters "3. PROGRAMMABLE I/O PORTS" to "9. A-D CONVERTER" and "12. CONNECTING EXTERNAL DEVICES."

2.5 Processor modes




Fig. 2.5.2 Pin configuration in each processor mode (Top view)

2.5 Processor modes

Table 2.5.1 Relationsh	ip between processor modes	and functions of P0 to P4
Processor mode Pin name	Single-chip mode	Memory expansion and Microprocessor modes
P0	P: Functions as a programmable I/O port.	A7 to A0
P1	P: Functions as a programmable I/O port.	■ When external data bus is 16 bits wide (BYTE = "L") A15 to A8 D(odd) D(odd): Data at odd address When external data bus is 8 bits wide (BYTE = "H") A15 to A8
P2	P: Functions as a programmable I/O port.	■ When external data bus is 16 bits wide (BYTE = "L") A23 to A16 D(even) D(even): Data at even addres When external data bus is 8 bits wide (BYTE = "H") A23 to A16 D D: Data
P3	P: Functions as a programmable I/O port.	P33
P4	P: Functions as a programmable I/O port. (Note 1)	P47 to P43 P P: Functions as a programmable I/O port P42 f1 (Note 2) P41 RDY

Notes 1: Pin P42 can also function as a clock f 1 output pin. (Refer to chapter "12. CONNECTING EXTERNAL DEVICES.")

HOLD

^{2:} In the memory expansion mode, this pin functions as a programmable I/O port. Furthermore, it can be switched to be a clock f 1 output pin when selected by software. In the microprocessor mode, this pin is affected by the signal output disable selection bit (bit 6 at address 6C16). (Refer to chapter"12. CONNECTING EXTERNAL DEVICES.")

^{3:} The above table indicates the change of pin functions owing to the switching of the processor mode.

For each signal's I/O timing in the memory expantion or microprocessor mode, refer to chapters"12. CONNECTING EXTERNAL DEVICES" and "15. ELECTRICAL CHARACTERISTICS."

2.5 Processor modes

2.5.3 Selection of processor mode

A processor mode can be selected by setting a voltage applied to pin CNVss and the processor mode bits (bits 1 and 0 at address 5E₁₆).

When Vss level is applied to pin CNVss

After reset, the microcomputer starts operating in the single-chip mode. After the microcomputer starts operating, the processor mode can be switched by the processor mode bits. When the contents of the processor mode bits = "012," the memory expansion mode is selected; when the contents of these bits = "102," the microprocessor mode is selected. After the processor mode bits are set, the processor mode is actually switched at the rising edge of signal \bar{E} . Figure 2.5.3 shows the pin function switch timing when the processor mode is switched from the single-chip mode to the memory expansion or microprocessor mode by setting the processor mode bits. Note that, when the processor mode is switched during the program execution, the contents of the instruction queue buffer is not initialized. (Refer to section "Appendix 9. Q & A.")

When Vcc level is applied to pin CNVss

After reset, the microcomputer starts operating in the microprocessor mode. In this case, the microcomputer cannot operate in the other modes. (Fix the processor mode bits to "102.")

Table 2.5.2 lists the method of selecting the processor mode. Figure 2.5.4 shows the structure of the processor mode register 0.




Fig. 2.5.3 Pin function switch timing

2.5 Processor modes

Table 2.5.2 Method of selecting processor mode

Processor mode	Pin CNVss's level	Processor mode bits	
		b1	b0
Single-chip mode	Vss (0 V) (Note 1)	0	0
Memory expansion mode	Vss (0 V) (Note 1)	0	1
Microprocessor mode	Vss (0 V) (Note 1)	1	0
	Vcc (5 V) (Note 2)		

- **Notes 1:** The microcomputer starts operating in the single-chip mode after reset. By setting the processor mode bits, the processor mode of the microcomputer can be switched from the single-chip mode to the other modes.
 - 2: The microcomputer starts operating in the microprocessor mode after reset. The microcomputer cannot operate in the other modes. Accordingly, so fix the processor mode bits (bits 1 and 0 at address 5E16) to "102."




Fig. 2.5.4 Structure of processor mode register 0

2.5 Processor modes

[Precautions on selecting processor mode]

- 1. The external ROM version can operate only in the microprocessor mode. Therefore, be sure to set as follows:
 - •Connect pin CNVss to Vcc.
 - •Fix the processor mode bits (b1, b0) to "102."



CHAPTER 3 PROGRAMMABLE I/O PORTS

- 3.1 Programmable I/O ports
- 3.2 Port peripheral circuits
- 3.3 Pullup function
- 3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)

PROGRAMMABLE I/O PORTS

3.1 Programmable I/O ports

Functions of all ports in the single-chip mode and that of ports P43 to P47 and P5 to P8 in the memory expansion and the microprocessor modes are described below. For more information about ports P0 to P4, whose functions depend on the processor mode, refer to section "2.5 Processor modes" and chapter "12. CONNECTING EXTERNAL DEVICES."

3.1 Programmable I/O ports

The 7733 Group has 68 programmable I/O ports (P0 to P8).

Each of ports P0 to P8 has a port direction register and a port register in the SFR area. Each input-only port has a port register in the SFR area. Figure 3.1.1 shows the memory map of port direction registers and port registers.

Note that ports P42 and P5 to P8 also function as I/O pins for internal peripheral devices. For details, refer to section "3.4 Internal peripheral devices' I/O functions" and the corresponding functional description.




Fig. 3.1.1 Memory map of port direction registers and port registers

PROGRAMMABLE I/O PORTS

3.1 Programmable I/O ports

3.1.1 Port Pi direction register

This register determines the direction of programmable I/O ports. Each bit of this register corresponds to one specified pin.

Figure 3.1.2 shows the structure of the port Pi (i = 0 to 8) direction register.




Fig. 3.1.2 Structure of port Pi (i = 0 to 8) direction register

3.1 Programmable I/O ports

3.1.2 Port Pi register

Data is input from or output to an external device by writing/reading data to/from a port register. A port register consists of a port latch, which holds the output data, and a circuit, which reads the pin state. Each bit of the port register corresponds to one specified pin. Figure 3.1.3 shows the structure of the port Pi (i = 0 to 8) register.

(1) How to output data from programmable I/O port

- ① Set the corresponding bit of the port direction register to the output mode.
- ② Write data to the corresponding bit of the port register, and then the data is written into the port latch.
- 3 Data set in the port latch is output.

When a bit of a port register which corresponds to a port set for the output mode is read out, the contents of the port latch, instead of pin state, is read out. Accordingly, output data can correctly be read out without influence of external load, etc. (Refer to **Figures 3.2.1 and 3.2.2**)

(2) How to input data from programmable I/O port

- ① Set the corresponding bit of the port direction register to the input mode.
- ② The pin enters a floating state.
- 3 When reading the corresponding bit of the port register in state 2, data input from the pin can be read in.

When data is written to a port register which corresponds to a port set for the input mode, the data is written only into the port latch and not output to the external devices. Pins retain a floating state.

3.1 Programmable I/O ports




Fig. 3.1.3 Structure of port Pi (i = 0 to 8) register

3.2 Port peripheral circuits

3.2 Port peripheral circuits

Figures 3.2.1 and 3.2.2 show the port peripheral circuits.




Fig. 3.2.1 Port peripheral circuits (1)

3.2 Port peripheral circuits




Fig. 3.2.2 Port peripheral circuits (2)

3.3 Pull-up function

3.3 Pull-up function

3.3.1 Pull-up function for ports P54 to P57 (KIo to KI3)

Ports P54 to P57 (KI₀ to KI₃) can be pulled high by setting the port P5 pull-up selection bit (bit 6 at address 6D₁₆). Figure 3.3.1 shows the structure of the port function control register.

When pulling ports P54 to P57 high, clear bits 4 to 7 at address D16 (Port P5 direction register) to "0."

3.3.2 Pull-up function for ports P62 to P64 (INTo to INT2)

Ports P62 and P63 ($\overline{\text{INT}_0}$ and $\overline{\text{INT}_1}$) can be pulled high by setting the port P6 pull-up selection bit 0 (bit 3 at address 6D16). Port P64 ($\overline{\text{INT}_2}$) can be pulled high by setting the port P6 pull-up selection bit 1 (bit 5 at address 6D16). Figure 3.3.1 shows the structure of the port function control register.

When pulling ports P62 to P64 high, clear bits 2 to 4 at address 1016 (port P6 direction register) to "0."



3.3 Pull-up function




Fig. 3.3.1 Structure of port function control register

3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)

3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)

Ports P42 and P5 to P8 also function as I/O pins for the internal peripheral devices. Table 3.4.1 lists correspondence between each port and internal peripheral devices' I/O pin. For internal peripheral devices' I/O functions, refer to the corresponding functional description. For the clock ϕ 1 output pin, refer to chapter "12. CONNECTING EXTERNAL DEVICES." For the sub-clock oscillation circuit's I/O pins, refer to chapter "14. CLOCK GENERATING CIRCUIT."

Table 3.4.1 Correspondence between each port and internal peripheral devices' I/O pin

Port	Internal peripheral devices' I/O pin		
P42	Clock φ 1 output pin		
P50 to P53	Timer A's I/O pins		
P54 to P57	Timer A's I/O pins/Key input interrupt function's input pins		
P60, P61	Timer A's I/O pins		
P62 to P64	Input pins for external interrupts		
P65, P66	Timer B's input pins		
P67	Timer B's input pin/Clock φ s∪B output pin		
P70, P71	A-D converter's input pins		
P72 to P75	A-D converter's input pins/I/O pins for serial I/O		
P76, P77	Sub-clock oscillation circuit's I/O pins/A-D converter's input pins		
_ P8	I/O pins for serial I/O		

CHAPTER 4

INTERRUPTS

- 4.1 Overview
- 4.2 Interrupt sources
- 4.3 Interrupt control
- 4.4 Interrupt priority level
- 4.5 Interrupt priority level detection circuit
- 4.6 Interrupt priority level detection time
- 4.7 How interrupts are processed (from acceptance of interrupt request till execution of interrupt routine)
- 4.8 Return from interrupt routine
- 4.9 Multiple interrupts
- 4.10 External interrupts (INTi interrupt)
- 4.11 Precautions for interrupts

4.1 Overview

The 7733 Group provides 19 interrupt sources to generate interrupt requests.

4.1 Overview

Figure 4.1.1 shows how interrupts are processed.

When an interrupt request is accepted, a program branches to the start address of an interrupt routine which is set in the interrupt vector table (addresses FFD616 to FFFF16). Set the start address of each interrupt routine to the corresponding interrupt vector address in the interrupt vector table.




Fig. 4.1.1 How interrupts are processed

When an interrupt request is accepted, the following registers' contents immediately before acceptance of an interrupt request are automatically pushed onto the stack area ①, ②, and ③ in that order:

- ① Program bank register (PG)
- 2 Program counter (PCL, PCH)
- ③ Processor status register (PSL, PSH)

Figure 4.1.2 shows the state of the stack area immediately before the program branches to an interrupt routine.

At the end of the interrupt routine, execute the **RTI** instruction, which is an instruction for returning to the routine that was executed before acceptance of an interrupt request. By executing the **RTI** instruction, the above registers' contents, which were pushed onto the stack area, are popped ③, ②, and ① in that order. Then, execution of the suspended routine is resumed from where it left off.

When an interrupt request is accepted and the **RTI** instruction is executed, above registers (① to ③) are automatically pushed and popped. For other registers whose contents are necessary, be sure to push and pop them by software.




Fig. 4.1.2 State of stack area immediately before program branches to interrupt routine

4.2 Interrupt sources

4.2 Interrupt sources

Table 4.2.1 lists interrupt sources and their vector addresses. When programming, set the start address of each interrupt routine to the vector addresses listed below.

Table 4.2.1 Interrupt sources and Interrupt vector addresses

Interrupt source High-order address Reset O0FFFF16 O0FFF216 O0FFF216 Non-maskable software interrupt BRK instruction O0FFF916 O0FFF916 O0FFF916 Non-maskable software interrupt DBC (Note 1) O0FFF916 O0FFF916 Non-maskable software interrupt Non-maskable software interrupt DBC (Note 1) O0FFF916 O0FFF916 Non-maskable interrupt Non-maskable interrupt Non-maskable interrupt External interrupt by signal input from pin INTo INTo O0FFF916 O0FFF916 O0FFF916 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) O0FFF916 O0FFE916 O0FFE916 O0FFE916 Internal interrupt from Timer A0 Timer A0 O0FFE916 O0FFE916 O0FFE916 Internal interrupt from Timer A1 Timer A2 O0FFE916 O0FFE916 Internal interrupt from Timer A2 Timer A3 O0FFE916 O0FFE916 Internal interrupt from Timer A3 Timer A4 O0FFE916 O0FFE916 Internal interrupt from Timer A4 Timer B0 O0FFE916 O0FFE916 Internal interrupt from Timer B0 Timer B1 O0FFE916 O0FFE916 Internal interrupt from Timer B1 Timer B2 O0FFE916 O0FFD16 Internal interrupt from Timer B2 UARTO reception O0FFD16 O0FFD16 O0FFD16 Internal interrupt from UARTO	<u> </u>				
Reset 00FFF16 00FFF216 Non-maskable software interrupt BRK instruction 00FFF916 00FFF416 Non-maskable software interrupt DBC (Note 1) 00FFF916 00FFF416 Non-maskable software interrupt Not used usually Watchdog timer 00FFF916 00FFF416 Non-maskable interrupt INTO 00FFF916 00FFF416 External interrupt by signal input from pin INTO INTO 00FFF916 00FFF416 External interrupt by signal input from pin INTO INTO 00FFF916 00FFF916 External interrupt by signal input from pin INTO INTO INTO 00FFF916 00FFF916 External interrupt by signal input from pin INTO INTO INTO INTO INTO INTO INTO INTO		· · · · · · · · · · · · · · · · · · ·			
Reset 00FFF16 00FFF16 Non-maskable Zero division 00FFFD16 00FFFC16 Non-maskable software interrupt BRK instruction 00FFFB16 00FFFA16 Non-maskable software interrupt DBC (Note 1) 00FFF916 00FFF816 Not used usually Watchdog timer 00FFF716 00FFF616 Non-maskable interrupt INTO 00FFF516 00FFF416 External interrupt by signal input from pin INTO INT1 00FFF316 00FFF216 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) 00FFF116 00FFF016 External interrupt by signal input from pin INT2 or by key input Timer A0 00FFE716 00FFE16 Internal interrupt from Timer A0 Timer A1 00FFE016 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFE916 00FFE816 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFDE16 Internal interrupt from Timer B2 UARTO reception 00FFDE16 00FFDE16 Internal interrupt from Timer B2 Internal interrupt from Timer B2 Internal interrupt from Timer B2 Internal interrupt from Timer B1 Internal interrupt from Timer B2	Interrupt source	High-order	Low-order	Remarks	
Zero division OFFFD16 OFFFC16 Non-maskable software interrupt OFFFC16 Non-maskable software interrupt Non-maskable interrupt Non-maskable interrupt Non-maskable interrupt External interrupt by signal input from pin INTo Non-maskable interrupt Non-maskable software interrupt External interrupt Non-maskable software i		address	address		
BRK instruction O0FFFB16 O0FFFB16 O0FFFB16 Non-maskable software interrupt Not used usually Watchdog timer O0FFF716 O0FFF516 O0	Reset	00FFFF16	00FFFE16	Non-maskable	
Watchdog timer O0FFF716 O0FFF616 Non-maskable interrupt NT0 O0FFF516 O0FFF416 External interrupt by signal input from pin INT0 INT1 O0FFF316 O0FFF316 O0FFF16 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) O0FFF116 O0FFF16 O0FFE16 Internal interrupt by signal input from pin INT2 or by key input Timer A0 O0FFE16 O0FFE16 Internal interrupt from Timer A0 Timer A1 O0FFED16 O0FFEA16 Internal interrupt from Timer A1 Timer A2 O0FFEB16 O0FFEB16 O0FFEB16 Internal interrupt from Timer A2 Timer A3 O0FFE916 O0FFEB16 Internal interrupt from Timer A3 Timer A4 O0FFE716 O0FFE616 Internal interrupt from Timer A4 Timer B0 O0FFE516 O0FFE516 O0FFE516 Internal interrupt from Timer B0 Timer B1 O0FFE316 O0FFE016 Internal interrupt from Timer B1 Timer B2 O0FFE116 O0FFDE16 O0FFDE16 Internal interrupt from Timer B2 UARTO reception O0FFDE16 O0FFDE16 Internal interrupt from Timer B2 Internal interrupt from Timer B1 Internal interrupt from Timer B1 Internal interrupt from Timer B1 Internal interrupt from Timer B2 Internal interrupt from Timer B2 Internal interrupt from Timer B1 Internal interrupt from Timer B2	Zero division	00FFFD16	00FFFC16	Non-maskable software interrupt	
Watchdog timer 00FFF716 00FFF616 Non-maskable interrupt INT0 00FFF516 00FFF416 External interrupt by signal input from pin INT0 INT1 00FFF316 00FFF216 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) 00FFF116 00FFF016 External interrupt by signal input from pin INT2 or by key input Timer A0 00FFEF16 00FFEE16 Internal interrupt from Timer A0 Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UART0 reception 00FFDF16 00FFDE16 Internal interrupt from UART0	BRK instruction	00FFFB16	00FFFA16	Non-maskable software interrupt	
INTo 00FFF516 00FFF416 External interrupt by signal input from pin INTo 00FFF316 00FFF216 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) 00FFF116 00FFF016 External interrupt by signal input from pin INT2 or by key input Timer A0 00FFE16 00FFE16 Internal interrupt from Timer A0 Internal interrupt from Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Internal interrupt from Timer A2 00FFEB16 00FFEB16 Internal interrupt from Timer A2 Internal interrupt from Timer A3 Internal interrupt from Timer A3 Internal interrupt from Timer A4 Internal interrupt from Timer A4 Internal interrupt from Timer A4 Internal interrupt from Timer B0 Internal interrupt from Timer B0 Internal interrupt from Timer B1 00FFE316 00FFE316 Internal interrupt from Timer B1 Internal interrupt from Timer B1 Internal interrupt from Timer B2 Internal interrupt from UART0	DBC (Note 1)	00FFF916	00FFF816	Not used usually	
INT1 00FFF316 00FFF216 External interrupt by signal input from pin INT1 INT2/Key input (Note 2) 00FFF116 00FFF016 External interrupt by signal input from pin INT2 or by key input Timer A0 00FFE16 00FFE16 Internal interrupt from Timer A0 Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFD16 00FFD16 Internal interrupt from UART0	Watchdog timer	00FFF716	00FFF616	Non-maskable interrupt	
INT2/Key input (Note 2) 00FFF116 00FFF016 External interrupt by signal input from pin INT2 or by key input Timer A0 00FFEF16 00FFEE16 Internal interrupt from Timer A0 Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UART0 reception 00FFDF16 00FFDE16 Internal interrupt from UART0	INT ₀	00FFF516	00FFF416	External interrupt by signal input from pin INTo	
Timer A0 00FFEF16 00FFEC16 Internal interrupt from Timer A0 Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	INT1	00FFF316	00FFF216	External interrupt by signal input from pin INT1	
Timer A1 00FFED16 00FFEC16 Internal interrupt from Timer A1 Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	INT2/Key input (Note 2)	00FFF116	00FFF016	External interrupt by signal input from pin INT2 or by key input	
Timer A2 00FFEB16 00FFEA16 Internal interrupt from Timer A2 Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	Timer A0	00FFEF16	00FFEE16	Internal interrupt from Timer A0	
Timer A3 00FFE916 00FFE816 Internal interrupt from Timer A3 Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	Timer A1	00FFED16	00FFEC16	Internal interrupt from Timer A1	
Timer A4 00FFE716 00FFE616 Internal interrupt from Timer A4 Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	Timer A2	00FFEB16	00FFEA ₁₆	Internal interrupt from Timer A2	
Timer B0 00FFE516 00FFE416 Internal interrupt from Timer B0 Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UARTO reception 00FFDF16 00FFDE16 Internal interrupt from UARTO	Timer A3	00FFE916	00FFE816	Internal interrupt from Timer A3	
Timer B1 00FFE316 00FFE216 Internal interrupt from Timer B1 Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UART0 reception 00FFDF16 00FFDE16 Internal interrupt from UART0	Timer A4	00FFE716	00FFE616	Internal interrupt from Timer A4	
Timer B2 00FFE116 00FFE016 Internal interrupt from Timer B2 UART0 reception 00FFDF16 00FFDE16 Internal interrupt from UART0	Timer B0	00FFE516	00FFE416	Internal interrupt from Timer B0	
UART0 reception 00FFDF16 00FFDE16 Internal interrupt from UART0	Timer B1	00FFE316	00FFE216	Internal interrupt from Timer B1	
	Timer B2	00FFE116	00FFE016	Internal interrupt from Timer B2	
UARTO transmission 00FFDD16 00FFDC16	UART0 reception	00FFDF16	00FFDE16	Internal interrupt from UART0	
	UART0 transmission	00FFDD16	00FFDC16		
UART1 reception 00FFDB16 00FFDA16 Internal interrupt from UART1	UART1 reception	00FFDB16	00FFDA ₁₆	Internal interrupt from UART1	
UART1 transmission 00FFD916 00FFD816	UART1 transmission	00FFD916	00FFD816		
A-D/UART2 trans./ 00FFD716 00FFD616 Internal interrupt from A-D converter or UART2	A-D/UART2 trans./	00FFD716	00FFD616	Internal interrupt from A-D converter or UART2	
/rece. (Note 3)	/rece. (Note 3)				

Notes 1: This is only for debugger control and is not used usually.

- 2: When the key input interrupt selection bit (bit 7 at address 6D₁₆) = "1," the key input interrupt function is selected. For details, refer to chapter "5 KEY INPUT INTERRUPT FUNCTION."
- 3: The A-D conversion interrupt and the UART2 transmission/reception interrupt share the same interrupt vector addresses and interrupt control register. By setting the serial I/O mode selection bits (bits 0 to 2 at address 6416), the A-D conversion interrupt or UART2 transmission/reception interrupt is selected.

Table 4.2.2 lists occurrence conditions of internal interrupt requests, which occur because of internal operations.

Table 4.2.2 Occurrence conditions of internal interrupt requests

Interrupt	Occurrence conditions of interrupt requests		
Zero division	Occurs when divider is "0" in execution of DIV instruction (Division instruction).		
interrupt	(Refer to "7700 Family Software Manual.")		
BRK instruction	Occurs when the BRK instruction is executed.		
interrupt	(Refer to "7700 Family Software Manual.")		
Watchdog timer	Occurs when the most significant bit of the watchdog timer becomes "0."		
interrupt	(Refer to chapter "10 WATCHDOG TIMER.")		
Timer Ai interrupt	Occurrence condition depends on Timer Ai's operating modes.		
(i = 0 to 4)	(Refer to chapter "6 TIMER A.")		
Timer Bi interrupt	Occurrence condition depends on Timer Bi's operating modes.		
(i = 0 to 2)	(Refer to chapter "7 TIMER B.")		
UARTi reception	Occurs at serial data reception.		
interrupt ($i = 0,1$)	(Refer to chapter "8 SERIAL I/O.")		
UARTi transmission	Occurs at serial data transmission.		
interrupt ($i = 0,1$)	(Refer to chapter "8 SERIAL I/O.")		
UART2	Occurs at serial data transmission/reception.		
transmission	(Refer to chapter "8 SERIAL I/O.")		
/reception interrupt			
A-D conversion	Occurs when A-D conversion is completed.		
interrupt	(Refer to chapter "9 A-D CONVERTER.")		

For external interrupts, refer to section "4.10 External interrupts." For the key input interrupt, refer to chapter "5 KEY INPUT INTERRUPT FUNCTION."

4.3 Interrupt control

4.3 Interrupt control

Maskable interrupts are enabled or disabled by setting the following:

- ●Interrupt request bit
- Interrupt priority level selection bits
- Processor interrupt priority level (IPL)
- ●Interrupt disable flag (I)


The interrupt disable flag (I) and processor interrupt priority level (IPL) are allocated to the processor status register (PS). An interrupt request bit and the interrupt priority level selection bits are allocated to the interrupt control register for the corresponding interrupt.


Figure 4.3.1 shows the memory map of interrupt control registers and Figure 4.3.2 shows their structures.

- Maskable interrupts : By software, acceptance of these interrupts' requests can be disabled.
- ●Non-maskable interrupts (Zero division, BRK instruction, and watchdog timer interrupts)
 - : When an interrupt request occurs, it is certain to be accepted. They do not have interrupt control registers and are not affected by the interrupt disable flag (I).

Address	
70	
7016 A-D/UART2 trans./rece. interrupt control register	•
7116 UART0 transmission interrupt control register	
7216 UART0 receive interrupt control register	
7316 UART1 transmission interrupt control register	
7416 UART1 receive interrupt control register	
7516 Timer A0 interrupt control register	
7616 Timer A1 interrupt control register	
7716 Timer A2 interrupt control register	
7816 Timer A3 interrupt control register	
7916 Timer A4 interrupt control register	
7A ₁₆ Timer B0 interrupt control register	
7B ₁₆ Timer B1 interrupt control register	
7C16 Timer B2 interrupt control register	
7D16 INT ₀ interrupt control register	
7E ₁₆ INT ₁ interrupt control register	
7F16 INT2/Key input interrupt control register	

Fig. 4.3.1 Interrupt control registers' memory map





Note: The interrupt request bits of INT0 to INT2/Key input interrupts are ignored when the level sense is selected.

Fig. 4.3.2 Interrupt control registers' structures

4.3 Interrupt control

4.3.1 Interrupt disable flag (I)

This flag can disable all maskable interrupts. When this flag is set to "1," all maskable interrupts are disabled; when this flag is cleared to "0," all maskable interrupts are enabled. Because this flag is set to "1" at reset, clear this flag to "0" when enabling interrupts.

This flag is allocated to the processor status register (PS).

4.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to "1." And then, this bit remains set to "1" until the interrupt request is accepted; this bit is cleared to "0" when the interrupt request is accepted.

This bit can be set to "1" or cleared to "0" by software, also.

Note that when an $\overline{INT_i}$ interrupt is used with the level sense selected, the $\overline{INT_i}$ interrupt request bit (i = 0 to 2) is ignored.

4.3.3 Interrupt priority level selection bits and Processor interrupt priority level (IPL)

The interrupt priority level selection bits are used to set the priority level of an interrupt.

When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). Only when the comparison result satisfies the following relationship, the interrupt request is enabled. Therefore, by setting the interrupt priority level to 0, the interrupt can be disabled.

The processor interrupt priority level (IPL) is allocated to the processor status register (PS).

Interrupt priority level > Processor interrupt priority level (IPL)

Table 4.3.1 lists the settings of interrupt priority levels. Table 4.3.2 lists the relationship between the IPL's contents and enabled interrupt priority levels.

The interrupt disable flag (I), interrupt request bit, interrupt priority level selection bits, and processor interrupt priority level (IPL) are independent of each other; they do not affect each other. Interrupt requests are accepted only when the following conditions are satisfied.

- Interrupt disable flag (I) = "0"
- Interrupt request bit = "1"
- Interrupt priority level > Processor interrupt priority level (IPL)

Table 4.3.1 Settings of interrupt priority levels

Interrupt priority level selection bits		election bits	Interrupt priority level	Priority
b2	b1	b0	Interrupt priority level	1 Homey
0	0	0	Level 0 (Interrupt is disabled.)	_
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	V
1	1	1	Level 7	High

Table 4.3.2 Relationship between IPL's contents and enabled interrupt priority levels

IPL2	IPL1	IPL0	Enabled interrupt priority levels
0	0	0	Level 1 and above levels
0	0	1	Level 2 and above levels
0	1	0	Level 3 and above levels
0	1	1	Level 4 and above levels
1	0	0	Level 5 and above levels
1	0	1	Levels 6 and 7
1	1	0	Level 7 only
1	1	1	All maskable interrupts are disabled.

IPLo: Bit 8 in the processor status register (PS)

IPL1: Bit 9 in the processor status register (PS)

IPL2: Bit 10 in the processor status register (PS)

4.4 Interrupt priority level

4.4 Interrupt priority level

When the interrupt disable flag (I) = "0" (in other words, when interrupts are enabled), if multiple interrupt requests reside at the same sampling timing, where the presence of an interrupt request is checked, these requests are accepted in order of priority levels. In this case, an interrupt request which has the highest priority is accepted first.

For 16 interrupt sources other than software interrupts (the zero division and **BRK** instruction) and a watchdog timer interrupt, an arbitrary priority level can be set by specifying the interrupt priority level selection bits. Note that the priority level for reset (handled as an interrupt which has the highest priority) or a watchdog timer interrupt is set by hardware. Figure 4.4.1 shows the interrupt priority level set by hardware.

Note that software interrupts are not affected by the interrupt priority level. When the zero division or **BRK** instruction is executed, a program branches to an interrupt routine.




Fig. 4.4.1 Interrupt priority level set by hardware

4.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit is used to select an interrupt with the highest priority from multiple interrupts which reside at the same sampling timing. Figure 4.5.1 shows the interrupt priority level detection circuit.




Fig. 4.5.1 Interrupt priority level detection circuit

4.5 Interrupt priority level detection circuit

Figure 4.5.2 shows the operation of the interrupt priority detection circuit.

The interrupt priority level of a requested interrupt ("Y" in Figure 4.5.2) is compared with the priority level which is sent from the preceding comparator ("X" in Figure 4.5.2), and then the interrupt with the higher priority level is sent to the next comparator ("Z" in Figure 4.5.2). (Initial value of "X" is "0.") For an interrupt which is not requested, the comparison is not performed and the priority level which is sent from the preceding comparator is forwarded to the next comparator as it is. After comparison, if the two priority levels are the same, the priority level which is sent from the preceding comparator is forwarded to the next comparator. Therefore, if the same priority is set by software, the interrupt priority levels are handled as follows:

A-D conversion > UART2 transmission/reception > UART1 transmission > UART1 reception > UART0 transmission > UART0 reception > Timer B2 > Timer B1 > Timer B0 > Timer A4 > Timer A3 > Timer A2 > Timer A1 > Timer A0 > $\overline{INT_2}$ /Key input > $\overline{INT_1}$ > $\overline{INT_0}$

By the above comparison, among the multiple interrupt requests which reside at the same sampling timing, one request with the highest priority level is detected.

And then, the highest priority level detected by the above comparison is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than the processor interrupt priority level (IPL) and the interrupt disable flag (I) = "0," the corresponding interrupt request is accepted. An interrupt request which is not accepted at this time is held until it is accepted or the corresponding interrupt request bit is cleared to "0" by software (CLB instruction).

The interrupt priority level is detected synchronously with the CPU's op-code fetch cycle. However, when an op-code fetch cycle starts during the interrupt priority detection, a new interrupt priority detection does not start. (Refer to "Figure 4.6.1") Because the interrupt request bit's state and interrupt priority level are latched during interrupt priority detection, if they change, the interrupt priority detection is performed for the previous state before the change occurred.




Fig. 4.5.2 Interrupt priority level detection model

4.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is accepted. The interrupt priority level detection time can be selected by software. Figure 4.6.1 shows the interrupt priority level detection time. Usually, select "2 cycles of ϕ " as the interrupt priority level detection time.




Fig. 4.6.1 Interrupt priority level detection time

4.7 How interrupts are processed

4.7 How interrupts are processed (from acceptance of interrupt request until execution of interrupt routine)

How interrupts are processed from accepting of an interrupt request until execution of the interrupt routine is described below.

When an interrupt request is accepted, the interrupt request bit which corresponds to the accepted interrupt is cleared to "0." And then, execution of an interrupt routine begins at the cycle immediately after the instruction execution which was in progress at acceptance of the interrupt request is completed. Figure 4.7.1 shows how interrupts are processed from acceptance of an interrupt request until execution of the interrupt routine. When the instruction execution which was in progress at acceptance of the interrupt request is completed, the INTACK (Interrupt acknowledge) sequence is executed and the program branches to the start address of the interrupt routine allocated in addresses 016 to FFFF16. In the INTACK sequence, the following procedure is automatically performed in this order.

- ①The contents of the program bank register (PG) immediately before the INTACK sequence is pushed onto the stack.
- The contents of the program counter (PC) immediately before the INTACK sequence is pushed onto the stack.
- The contents of the processor status register (PS) immediately before the INTACK sequence is pushed onto the stack.
- The interrupt disable flag (I) is set to "1."
- The interrupt priority level of the accepted interrupt is set to IPL.
- ®The contents of the program bank register (PG) is cleared to "0016" and the contents of the interrupt vector address is set into the program counter (PC).

The INTACK sequence requires at least 13 cycles of ϕ . Figure 4.7.2 shows the INTACK sequence's timing. After the INTACK sequence is completed, the instruction execution begins at the start address of an interrupt routine.




Fig. 4.7.1 How interrupts are processed from acceptance of interrupt request until execution of interrupt routine




Fig. 4.7.2 INTACK sequence's timing

4.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set to the processor interrupt priority level (IPL). This operation makes the processing for multiple interrupts easy. (Refer to section "4.9 Multiple interrupts."

At reset or when a watchdog timer interrupt or software interrupt is accepted, a value listed in Table 4.7.1 is set into IPL.

Table 4.7.1 Change in IPL at acceptance of interrupt request

Interrupt source	Change in IPL
Reset	Level 0 (000 ₂) is set.
Watchdog timer interrupt	Level 7 (111 ₂) is set.
Zero division interrupt	Not changed
BRK instruction interrupt	Not changed
Other interrupts	Accepted interrupt's priority level is set.

4.7 How interrupts are processed

4.7.2 How to push registers

The way to push registers depends on whether the stack pointer (S)'s contents at interrupt request acceptance is even or odd.

When the stack pointer (S)'s contents is even, each of the program counter (PC)'s contents and processor status register (PS)'s contents is simultaneously pushed by the 16 bits. When the stack pointer (S)'s contents is odd, each of these registers is pushed by the 8 bits. Figure 4.7.3 shows how the registers are pushed.

In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are pushed onto the stack area. Make sure to push other necessary registers by software at the beginning of an interrupt routine.

By executing the **PSH** instruction, all CPU registers other than the stack pointer can be pushed.




Fig. 4.7.3. How registers are pushed

4.8 Return from interrupt routine

When the RTI instruction is executed at the end of an interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack area immediately before the INTACK sequence are automatically pulled. And then, a program returns to the original routine and the suspended process is resumed.

Before the RTI instruction is executed, by executing the PUL instruction or others, make sure to pull registers which were pushed by software in an interrupt routine. Make sure that the data length and register length for the pull operation are equal to those for the push operation.

4.9 Multiple interrupts

When a program branches to an interrupt routine, the following occurs:

- Interrupt disable flag (I) = "1" (Interrupts are disabled.)
- Interrupt request bit of accepted interrupt = "0"
- Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt

Therefore, as long as the IPL remains unchanged, by clearing the interrupt disable flag (I) to "0" in an interrupt routine, an interrupt request whose priority level is higher than the priority level of the interrupt which is in progress can be accepted. In this way, multiple interrupts are processed.

Figure 4.9.1 shows how multiple interrupts are processed.

An interrupt request which is not accepted because its priority level is lower is held. When the **RTI** instruction is executed, the interrupt priority level of the routine which was in progress at acceptance of an interrupt request is pulled to the IPL. Therefore, if the following relationship is satisfied when interrupt priority level detection is performed next, the held interrupt request is accepted.

Held interrupt request's priority level > Processor interrupt priority level (IPL) which is pulled



4.9 Multiple interrupts




Fig. 4.9.1 How multiple interrupts are processed

4.10 External interrupts (INTi interrupt)

An external interrupt request occurs by input signal from pin $\overline{INT_i}$ (i = 0 to 2). The occurrence condition of an external interrupt request can be selected by the level sense/edge sense selection bit and the polarity selection bit (bits 5 and 4 at addresses 7D16 to 7F16) shown in Figure 4.10.2. Table 4.10.1 lists the occurrence condition of $\overline{INT_i}$ interrupt request.

When using pins P62/INTo to P64/INTo as external interrupt input pins, set their corresponding bits at address 1016 (Port P6 direction register) to "0." (Refer to "Figure 4.10.1.") These pins can be pulled high by software. (Refer to section "3.3 Pull-up function of P62 to P64 pins (INTo to INTo)."

The $\overline{INT2}$ interrupt is invalid when the key input interrupt selection bit (bit 7 at address 6D₁₆) = "1." (Refer to chapter "5 **KEY INPUT INTERRUPT FUNCTION.**") When using the $\overline{INT2}$ interrupt function, clear the key input interrupt selection bit to "0."

A signal which is input to pin INTi requires a "H"/"L"-level duration of 250 ns or more independent of the system clock frequency (Note 1).

Note that even when pins P62/INT₀ to P64/INT₂ are used as external interrupt input pins, these pins' state can be read in by reading bits 2 to 4 at address E₁₆ (Port P6 register).

Note 1: When the falling edge or "L" level is selected as the interrupt occurrence condition, make sure that "L"-level duration must be at least 250 ns: when the rising edge or "H" level is selected as the interrupt occurrence condition, make sure that "H"-level duration must be at least 250 ns.

Table 4.10.1 Occurrence condition of INTi interrupt request

b5 (Note 2)	b4 (Note 2)	INTi interrupt request occurrence condition		
0	0	Occurs at the falling edge of an input signal to pin INTi (Edge sense).		
0	1	Occurs at the rising edge of an input signal to pin INTi (Edge sense).		
1	0	Occurs when pin INTi is at "H" level (Level sense).		
1	1	Occurs when pin INTi is at "L" level (Level sense).		

Note 2: "b5" and "b4" represent bits 5 and 4 of the INTo to INT2/key input interrupt control register. (Refer to "Figure 4.10.2.")

In an INTi interrupt, pin INTi's state is always checked, and then an interrupt request is generated according to the state. Therefore, when an INTi interrupt is not used, clear the INTi interrupt's priority level to "0."

4.10 External interrupts (INTi interrupt)




Fig. 4.10.1 Correspondence between port P6 direction register and input pins for external interrupts




Fig. 4.10.2 INTo to INTo interrupt control register's structure

4.10.1 INTi interrupt request bit's function

(1) Functions when edge sense is selected

By clearing the level sense/edge sense selection bit to "0," the edge sense is selected. (Refer to Figure 4.10.3.)

The interrupt request bit has the same functions as those for the interrupt request bit of internal interrupts.

When an interrupt occurs, the interrupt request bit is set to "1" and retains this state until the interrupt request is accepted.

When the interrupt request bit is cleared to "0" by software, an interrupt request is cancelled; when the interrupt request bit is set to "1" by software, an interrupt request can be generated.

(2) Functions when level sense is selected

By setting the level sense/edge sense selection bit to "1," the level sense is selected. (Refer to **Figure 4.10.3.**)

The interrupt request bit is ignored. In this case, interrupt requests occur sequentially while pin INTi is at the valid level*1; when pin INTi's level changes to the invalid level*2 with the interrupt request not accepted, the interrupt request is not held. (Refer to **Figure 4.10.4.**)

Valid level*1: The level selected by the polarity selection bit (bit 4 at addresses 7D16 to 7F16) Invalid level*2: The reverse level to "valid level"




Fig. 4.10.3 INT: Interrupt request




Fig. 4.10.4 Re-occurrence of INTi interrupt request when level sense is selected

4.10 External interrupts (INTi interrupt)

4.10.2 How to switch INTi interrupt request occurrence condition

The way to switch the INTi interrupt request occurrence condition from the level sense to the edge sense is shown in Figure 4.10.5 (1).

The way to switch the polarity is shown in Figure 4.10.5 (2).




Fig. 4.10.5 How to switch INT: interrupt request occurrence condition

4.11 Precautions for interrupts

When the contents of the interrupt priority level selection bits (bits 0 to 2 at addresses 7016 to 7F16) is changed, 2 to 7 cycles of ϕ are required. Therefore, when the interrupt priority level of the same interrupt source is changed twice or more in a very short time, which consists of a few instructions, it is necessary to secure the required time by software. Figure 4.11.1 shows an program example to secure the time required for the change of an interrupt priority level. Note that the time required for the change depends on the contents of the interrupt priority level selection bits (bits 4 and 5 at address 5E16). Table 4.11.1 lists the correspondence between the number of instructions inserted in a program example and the interrupt priority level selection bits. (Refer to **Figure 4.11.1**, also.)

LDM .B #0XH, 007XH; The write instruction for the interrupt priority level selection bits

NOP; The NOP instruction is inserted (Note)

NOP;
NOP;
LDM .B #0XH, 007XH; The write instruction for the interrupt priority level selection bits

Note: Other instructions whose cycle number corresponds to that of the NOP instruction (other than the write instructions for address 7X 16) can be inserted.

For number of the NOP instructions which are to be inserted, refer to Table 4.11.1.

Fig. 4.11.1 Program example to secure time required for change of interrupt priority level

Table 4.11.1 Correspondence between number of instructions to be inserted in Figure 4.11.1 and interrupt priority detection time selection bits

Interrupt priority detection	time selection bits (Note)	Time required for change of	Number of inserted
b5	b4	interrupt priority level	NOP instruction
0	0	7 cycles of ϕ	4 or more
0	1	4 cycles of ϕ	2 or more
1	0	2 cycles of ϕ	1 or more
1	1	Do not select.	

Set as follows, if possible:

[b5 = "1," b4 = "0"]

MEMO



CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

- 5.1 Overview
- 5.2 Block description
- 5.3 Initial setting example for related registers

5.1 Overview

The key input interrupt function is used to generate an interrupt request when one of the input levels of four or five pins falls. By using this function when terminating the stop or wait mode, the key-on wakeup can be realized.

For the way to terminate the stop or wait mode, refer to section "17.4 Power saving." For the stop and wait modes, refer to chapter "11. STOP AND WAIT MODES."

5.1 Overview

A key input interrupt request occurs when one of the input levels of pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ falls. Therefore, by configuring an external key matrix shown in Figure 5.1.1, an interrupt request can be generated only by pushing a key. Pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ can be pulled high by software and the same function can also be selected for port P64. Therefore, when using the key input interrupt function, whether to use four pins (pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$) or five pins (pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ and P64) can be selected.

The key input interrupt and the $\overline{INT_2}$ interrupt share the same interrupt vector addresses and interrupt control register.




Fig. 5.1.1 Key matrix example when key input interrupt function is used

5.2 Block description

5.2 Block description

Figure 5.2.1 shows the block diagram for the key input interrupt function.




Fig. 5.2.1 Block diagram for key input interrupt function

5.2.1 Pins KIo to KI3 and P64/INT2

When the key input interrupt function is selected, pins P54 to P57 become input pins for the key input interrupt (KIo to KI3).

When selecting the key input interrupt function, clear all of bits 4 to 7 at address D₁₆ (Port P5 direction register) to "0."

When bits 4 to 7 at address B16 (Port P5 register) are read out, the status of pins K10 to K13 can be read in. When using pin P64/INT2 as an input pin for the key input interrupt, set both of bits 5 and 7 at address 6D16 to "1" and bit 4 at address 1016 (Port P6 direction register) to "0." When bit 4 at address E616 (Port P6 register) is read out, the status of pin P64/INT2 can be read in.




Fig. 5.2.2 Port P5 and P6 direction registers when key input interrupt function is selected

5.2 Block description

5.2.2 Port function control register

Figure 5.2.3 shows the structure of the port function control register.




Fig. 5.2.3 Structure of port function control register

5.2 Block description

(1) Port P6 pull-up selection bit (bit 5)

When using pin P64/ $\overline{INT_2}$ as an input pin for the key input interrupt, set this bit to "1." When this bit is set to "1," pin P64/ $\overline{INT_2}$ is pulled high.

(2) Port P5 pull-up selection bit (bit 6)

This is a bit to pull pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ high. When configuring a key matrix, there is no need to connect pull-up transistors externally if this bit is set to "1," in other words, if pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ are set to be pulled high.

(3) Key input interrupt selection bit (bit 7)

This is a bit to select the key input interrupt function.

The key input interrupt and the $\overline{\text{INT}_2}$ interrupt share the same interrupt vector addresses and interrupt control register. When this bit is set to "1," the key input interrupt function is selected. When this bit = "1" and bit 5 (Port P6 pull-up selection bit) = "0," pin P64/ $\overline{\text{INT}_2}$ is a programmable I/O port. (At this time, the $\overline{\text{INT}_2}$ interrupt cannot be used.) When both of this bit and bit 5 (Port P6 pull-up selection bit 1) are "1," pin P64/ $\overline{\text{INT}_2}$ can be used for the key input interrupt.

KEY INPUT INTERRUPT FUNCTION

5.2 Block description

5.2.3 Interrupt function

The key input interrupt and the $\overline{\text{INT}2}$ interrupt share the same interrupt vector addresses and interrupt control register. Specify addresses FFF016 and FFF116 (in other words, the vector addresses for the $\overline{\text{INT}2}$ /key input interrupt) as the interrupt vector addresses; specify the $\overline{\text{INT}2}$ /key input interrupt control register (address 7F16) as the interrupt control register. Figure 5.2.4 shows the structure of the $\overline{\text{INT}2}$ /key input interrupt control register when the key input interrupt function is selected.

The operation at accepting a key input interrupt request is the same as that at accepting an $\overline{INT_2}$ interrupt request.




Fig. 5.2.4 Structure of INT2/key input interrupt control register when key input interrupt function is selected

KEY INPUT INTERRUPT FUNCTION

5.3 Initial setting example for related registers

5.3 Initial setting example for related registers

Figure 5.3.1 shows an initial setting example for registers related to the key input interrupt function.




Fig. 5.3.1 Initial setting example for registers related to key input interrupt function

KEY INPUT INTERRUPT FUNCTION

5.3 Initial setting example for related registers

MEMO



CHAPTER 6

TIMER A

- 6.1 Overview
- 6.2 Block description
- 6.3 Timer mode
- 6.4 Event counter mode
- 6.5 One-shot pulse mode
- 6.6 Pulse width modulation (PWM) mode

6.1 Overview

6.1 Overview

Timer A is used mainly for output to the external. It consists of five counters (Timers A0 to A4), and each has a 16-bit reload function. Timers A0 to A4 operate independently of each other.

Timer Ai (i = 0 to 4) has four operating modes listed below. Except for the event counter mode, timers A0 to A4 all have the same functions.

■ Timer mode

Timer A counts a count source internally generated, and the following functions can be used:

- Gate function
- Pulse output function

■ Event counter mode

Timer A counts an external signal, and the following functions can be used:

- Free-run count function (Timers A2, A3, and A4)
- Pulse output function
- Two-phase pulse signal processing function (Timers A2, A3, and A4)

■ One-shot pulse mode

Timer A outputs a pulse which has an arbitrary width once.

■ Pulse width modulation (PWM) mode

Timer A outputs pulses which have an arbitrary width in succession and functions as one of the following pulse width modulators:

- 16-bit pulse width modulator
- 8-bit pulse width modulator

6.2 Block description

Figure 6.2.1 shows the timer A block diagram. Registers related to timer A are described below.




Fig. 6.2.1 Timer A block diagram

6.2 Block description

6.2.1 Counter and reload register (Timer Ai register)

Each of timer Ai counter and its reload register consists of 16 bits.

The counter performs countdown each time a count source is input. In the event counter mode, it can also function as an up-counter.

The reload register is used to memorize the initial value of a counter. When an underflow/overflow occurs in the counter, the reload register's contents is reloaded into the counter. However, when the free-run count function is used, the reload register's contents is not reloaded into the counter.

Values are set to the counter and reload register by writing the values to the timer Ai register. Table 6.2.1 lists the memory allocation of the timer Ai register.

A value written into the timer Ai register while counting is stopped is set to the counter and reload register. A value written into the timer Ai register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents is transferred to the counter at the next reload time. A value obtained by reading out the timer Ai register depends on the operating mode. Table 6.2.2 lists reading and writing from and to the timer Ai register.

Table 6.2.1 Memory allocation of timer Ai register

Timer Ai register	High-order byte	Low-order byte
Timer A0 register	Address 4716	Address 4616
Timer A1 register	Address 4916	Address 4816
Timer A2 register	Address 4B16	Address 4A16
Timer A3 register	Address 4D16	Address 4C16
Timer A4 register	Address 4F16	Address 4E16

Note: At reset, the contents of the timer Ai register is undefined.

Table 6.2.2 Reading and writing from and to timer Ai register

Operating mode	Read	Write
Timer mode	Counter value is read out.	<while counting="" in="" is="" progress=""></while>
Event counter mode	(Note 1)	Written only to the reload register.
One-shot pulse mode	Undefined value is read out.	<while counting="" is="" stopped=""></while>
Pulse width modulation (PWM) mode		Written to both of the counter and
		reload register.

Notes 1: Also refer to "Precautions in timer mode" and "Precautions in event counter mode."

2: Perform reading or writing by the 16 bits.

6.2.2 Count start flag

This register is used to start or stop counting. Each bit of this register corresponds to each timer, respectively. Figure 6.2.2 shows the structure of the count start flag.



Fig. 6.2.2 Structure of count start flag

6.2 Block description

6.2.3 Timer Ai mode register

Figure 6.2.3 shows the structure of the timer Ai mode register. The operating mode selection bits are used to select an operating mode of timer Ai. Bits 7 to 2 have different functions according to the operating mode. These bits are described in a section of each operating mode.




Fig. 6.2.3 Structure of timer Ai mode register

6.2.4 Timer Ai interrupt control register

Figure 6.2.4 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to chapter "4. INTERRUPTS."




Fig. 6.2.4 Structure of timer Ai interrupt control register

(1) Interrupt priority level selection bits (bits 2 to 0)

These bits select a timer Ai interrupt's priority level. When using timer Ai interrupts, select one priority level from levels 1 to 7. If a timer Ai interrupt request is generated, its priority level is compared with the processor interrupt priority level (IPL), and then the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this is applied when the interrupt disable flag (I) = "0.") When disabling timer Ai interrupts, set these bits to "0002" (Level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request is generated. This bit is automatically cleared to "0" when the timer Ai interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

6.2 Block description

6.2.5 Port P5 and port P6 direction registers

I/O pins of timers A0 to A3 are multiplexed with port P5, and I/O pins of timer A4 are multiplexed with port P6. When using these pins as timer Ai's input pins, set the corresponding bits of the port P5 and port P6 direction registers to "0" in order to set these ports for the input mode. When using these pins as timer Ai's output pins, these pins are forcibly set to output pins of timer Ai independent of the direction registers' contents. Figure 6.2.5 shows the relationship between the port P5 and port P6 direction registers and the timer Ai's I/O pins.




Fig. 6.2.5 Relationship between port P5 and port P6 direction registers and timer Ai's I/O pins

6.3 Timer mode (Bits 1 and 0 of timer Ai mode register = "002")

In this mode, a count source internally generated is counted. (Refer to **Table 6.3.1.**) Figure 6.3.1 shows the structures of the timer Ai mode register and timer Ai register in the timer mode.

Table 6.3.1 Specifications of timer mode

Item	Specifications	
Count source	Clock f2, f16, f64, or f512	
Count operation	Countdown	
	 At an underflow, the reload register's contents is reloaded, and counting 	
	is continued.	
Division ratio	1	
	(n + 1) n: Set value in the timer Ai register	
Count start condition	When the count start flag is set to "1."	
Count stop condition	When the count start flag is cleared to "0."	
Interrupt request occurrence timing	g At an underflow	
Pin TAiln's function	Programmable I/O port or gate input	
Pin TAiout's function	Programmable I/O port or pulse output	
Read from timer	A counter value can be read out by reading the timer Ai register.	
Write to timer	■ While counting is stopped	
	When a value is written to the timer Ai register, it is written to both	
	of the reload register and counter.	
	■ While counting is in progress	
	When a value is written to the timer Ai register, it is written only to	
	the reload register. (Transferred to the counter at the next reload	
	time.)	

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

6.3 Timer mode




Fig. 6.3.1 Structures of timer Ai mode register and timer Ai register in timer mode

6.3.1 Setting for timer mode

Figures 6.3.2 and 6.3.3 show an initial setting example for registers related to the timer mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."




Fig. 6.3.2 Initial setting example for registers related to timer mode (1)

6.3 Timer mode




Fig. 6.3.3 Initial setting example for registers related to timer mode (2)

6.3.2 Count source

In the timer mode, by the count source selection bits (bits 6 and 7 at addresses 5616 to 5A16), a count source can be selected. Table 6.3.2 lists the relationship between the count source selection bits and count source.

Table 6.3.2 Relationship between count source selection bits and count source

b7	b6	Count	Frequency of count source		
		source	When system clock = 25 MHz	When system clock = 16 MHz	When system clock = 8 MHz
0	0	f2	12.5 MHz	8 MHz	4 MHz
0	1	f16	1.5625 MHz	1 MHz	500 kHz
1	0	f64	390.625 kHz	250 kHz	125 kHz
1	1	f512	48.8281 kHz	31.25 kHz	15.625 kHz

Clocks f2, f16, f64, f512, and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0" and the main clock division selection bit (bit 0 at address 6F16) = "0." (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT.")

6.3 Timer mode

6.3.3 Operation in timer mode

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- 2 When an underflow occurs, the reload register's contents is reloaded, and then counting is continued.
- ③ The timer Ai interrupt request bit is set to "1" when the underflow occurs in ②.
 After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 6.3.4 shows an operation example in the timer mode.




Fig. 6.3.4 Operation example in timer mode (without pulse output and gate functions)

6.3.4 Selectable functions

The gate and pulse output functions are described below.

(1) Gate function

The gate function is selected by setting the gate function selection bits (bits 4 and 3 at addresses 5616 to 5A16) to "102" or "112." When the gate function is selected, counting can be started or stopped by pin TAilN's input signal. Table 6.3.3 lists the count valid levels. Figure 6.3.5 shows an operation example when the gate function is selected.

When selecting the gate function, set the port P5 and port P6 direction registers' bits which correspond to pin TAiIN for the input mode. Also make sure that pin TAiIN's input signal has a pulse width equal to or greater than two cycles of the count source.

Table 6.3.3 Count valid levels

Gate function selection bits		Count valid level (Duration of counting)
b4	b3	Count valid level (Duration of Counting)
1	0	While pin TAiเก's input signal level is "L"
1	1	While pin TAiเท's input signal level is "H"

Note: The counter does not count while pin TAilN's input signal is not at the count valid level.

6.3 Timer mode




Fig. 6.3.5 Operation example when gate function is selected

(2) Pulse output function

The pulse output function is selected by setting the pulse output function selection bit (bit 2 at addresses 5616 to 5A16) to "1." When this function is selected, pin TAiout is forcibly set as the pulse output pin independent of the corresponding bits of the port P5 and port P6 direction registers. And then, pin TAiout outputs the signal of which polarity is inverted each time an underflow occurs. When the count start flag (address 4016) = "0," in other words, when counting is stopped, pin TAiout outputs "L" level. Figure 6.3.6 shows an operation example when the pulse output function is selected.




Fig. 6.3.6 Operation example when pulse output function is selected

6.3 Timer mode

[Precautions in timer mode]

While counting is in progress, by reading out the timer Ai register, the counter value can be read at an arbitrary timing. However, when reading is performed at the reload timing shown in Figure 6.3.7, value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 6.3.7 Timer Ai register read out

6.4 Event counter mode (Bits 1 and 0 of timer Ai mode register = "012")

In this mode, an external signal is counted. (Refer to **Tables 6.4.1** and **6.4.2.**) Figures 6.4.1 and 6.4.2 show the structures of the timer Ai mode register and timer Ai register in the event counter mode.

Table 6.4.1 Specifications of event counter mode (when not using two-phase pulse signal processing function)

i Item	Specifications		
Count source	External signal input to pin TAilN		
Count source	"Falling edge" or "Rising edge" can be selected as the valid edge of		
	the count source by software.		
Count operation	 "Countup" or "countdown" can be selected by the external signal or 		
	software		
	 At an overflow or underflow, the reload register's contents is reloaded, 		
	and counting is continued (Note).		
Division ratio	< While counting down>		
	1		
	(n + 1)		
	< While counting up>		
	1		
	(FFFF ₁₆ - n + 1) n: Set value in the timer Ai register		
Count start condition	When the count start flag is set to "1."		
Count stop condition	When the count start flag is cleared to "0."		
Interrupt request occurrence timing	ng At an overflow or underflow		
Pin TAiln's function	Count source input		
Pin TAiout's function	Programmable I/O port, pulse output, or countup/countdown switch		
	signal input		
Read from timer A counter value can be read out by reading the timer Ai reg			
Write to timer	■ While counting is stopped		
	When a value is written to the timer Ai register, it is written to both		
	of the reload register and counter.		
	■ While counting is in progress		
	When a value is written to the timer Ai register, it is written only to		
	the reload register. (Transferred to the counter at the next reload		
*	time.)		

Note: This is applied when not using the free-run count function.

6.4 Event counter mode

Table 6.4.2 Specifications of event counter mode (when using two-phase pulse signal processing function in timers A2, A3, and A4)

Item	Specifications	
Count source	External signal (two-phase pulse) input to pin TAjin or TAjout	
	(j = 2 to 4)	
Count operation	● "Countup" or "countdown" can be selected by the external signal	
	(two-phase pulse).	
	 At an overflow or underflow, the reload register's contents is reloaded, 	
	and counting is continued. (Note)	
Division ratio	< While counting down>	
	1	
	(n + 1)	
	< While counting up>	
	1	
	(FFFF ₁₆ - n + 1) n: Set value in the timer Aj register	
Count start condition	When the count start flag is set to "1."	
Count stop condition	When the count start flag is cleared to "0."	
Interrupt request occurrence timing	At an overflow or underflow	
Pin TAjın, TAjout's (j = 2 to 4) function	Two-phase pulse input	
Read from timer	A counter value can be read out by reading the timer A2, A3, or A4 register.	
Write to timer	■ While counting is stopped	
	When a value is written to the timer A2, A3, or A4 register, it is	
	written to both of the reload register and counter.	
	■ While counting is in progress	
	When a value is written to the timer A2, A3, or A4 register, it is	
	written only to the reload register. (Transferred to the counter at the	
	next reload time.)	

Note: This is applied when not using the free-run count function.




Fig. 6.4.1 Structures of timer A0 and A1 mode registers and timer A0 and A1 registers in event counter mode

6.4 Event counter mode




Fig. 6.4.2 Structures of timer A2, A3, and A4 mode registers and timer A2, A3, and A4 registers in event counter mode

6.4.1 Setting for event counter mode

Figure 6.4.3 and 6.4.4 show an initial setting example for registers related to the event counter mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."




Fig. 6.4.3 Initial setting example for registers related to event counter mode (1)

6.4 Event counter mode




Fig. 6.4.4 Initial setting example for registers related to event counter mode (2)

6.4.2 Operation in event counter mode

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- 2 The counter counts the count source's valid edges.
- ③ When an underflow or overflow occurs, the reload register's contents is reloaded, and then counting is continued.
- The timer Ai interrupt request bit is set to "1" when the underflow or overflow occurs in ③.
 After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 6.4.5 shows an operation example in the event counter mode.




Fig. 6.4.5 Operation example in event counter mode (without free-run count function, pulse output function, and two-phase pulse signal processing function)

6.4 Event counter mode

(1) Switching between countup and countdown

A register named "up-down flag" (address 4416) or pin TAioUT's input signal switches countup from and to countdown. This switching is performed by an up-down flag when the up-down switching factor selection bit (bit 4 at addresses 5616 to 5A16) = "0" and by pin TAioUT's input signal when the up-down switching factor selection bit = "1."

When the switching between countup and countdown is set while counting is in progress, this switching is realized at the next valid edge of the count source.

- When switching by up-down flag
 Countdown is performed when the up-down flag = "0," and countup is performed when the up-down
 flag = "1." Figure 6.4.6 shows the structure of the up-down flag.
- When switching by pin TAiout's input signal Countdown is performed when pin TAiout's input signal level is "L" and countup is performed when it is "H."

When switching countup from and to countdown by pin TAiouT's input signal, set a port P5 or P6 direction register's bit which corresponds to pin TAiouT for the input mode.




Fig. 6.4.6 Structure of up-down flag

6.4.3 Selectable functions

The free-run count, pulse output, and two-phase pulse signal processing functions are described below.

(1) Free-run count function (Timers A2 to A4)

For timers A2 to A4, when the count type selection bit (bit 6 at addresses 5816 to 5A16) is set to "1," the free-run count function is selected. When the free-run count function is selected, although a timer A2/A3/A4 interrupt request is generated at an overflow or underflow, the reload register's contents is not reloaded into the counter.

Figure 6.4.7 shows an operation example when the free-run count function is selected.




Fig. 6.4.7 Operation example when free-run count function is selected (without pulse output function and two-phase pulse signal processing function)

6.4 Event counter mode

(2) Pulse output function

The pulse output function is selected by setting the pulse output function selection bit (bit 2 at addresses 5616 to 5A16) to "1." When this function is selected, pin TAiOUT is forcibly set as the pulse output pin independent of the corresponding bit of the port P5 or port P6 direction register. And then, pin TAiOUT outputs a signal of which polarity is inverted each time an underflow or overflow occurs (Refer to **Figure 6.3.6**).

When the count start flag (address 4016) = "0," in other words, when counting is stopped, pin TAiouT outputs "L" level.

(3) Two-phase pulse signal processing function (Timers A2 to A4)

For timers A2 to A4, the two-phase pulse signal processing function is selected by setting the two-phase pulse signal processing selection bits (bits 5 to 7 at address 4416) to "1." (Refer to **Figure 6.4.6.**) Figure 6.4.8 shows the timer A2, A3, and A4 mode registers when the two-phase pulse signal processing function is selected.

In a timer with the two-phase pulse signal processing function selected, two kinds of pulses of which phases differ by 90 degrees are counted. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timer A2, normal processing is performed; in timer A4, quadruple processing is performed. In timer A3, either normal processing or quadruple processing can be selected by the two-phase pulse signal processing type selection bit (bit 7 at address 5916). Some bits of the port P5 and P6 direction registers correspond to pins used for the two-phase pulse input. Set these bits for the input mode.




Fig. 6.4.8 Timer A2, A3, and A4 mode registers when two-phase pulse signal processing function is selected

Normal processing

Countup is performed at the rising edges of pin TAkin (k = 2 and 3) if the phase relationship is such that pin TAkin's input signal level changes from "L" to "H" while pin TAkout's input signal level is "H."

Countdown is performed at the falling edges of pin TAkin if the phase relationship is such that pin TAkin's input signal level changes from "H" to "L" while pin TAkout's input signal level is "H." (Refer to **Figure 6.4.9**.)




Fig. 6.4.9 Normal processing

■ Quadruple processing

Countup is performed at the rising and falling edges of pins TAIOUT (I = 3 and 4) and TAIN if the phase relationship is such that pin TAIN's input signal level changes from "L" to "H" while pin TAIOUT's input signal level is "H."

Countdown is performed at the rising and falling edges of pins TAIOUT and TAIN if the phase relationship is such that pin TAIN's input signal level changes from "H" to "L" while pin TAIOUT's input signal level is "H." (Refer to **Figure 6.4.10**.)

Table 6.4.3 lists input signals of pins TAIOUT and TAIN when the quadruple processing is selected.




Fig. 6.4.10 Quadruple processing

6.4 Event counter mode

Table 6.4.3 Pin TAIOUT and TAIIN's input signals when quadruple processing is selected

	Input signal of pin TAIOUT	Input signal of pin TAIIN
	"H" level	Rising edge
Countup	"L" level	Falling edge
Countap	Rising edge	"L" level
	Falling edge	"H" level
	"H" level	Falling edge
Countdown	"L" level	Rising edge
Countdown	Rising edge	"H" level
	Falling edge	"L" level



[Precautions in event counter mode]

1. While counting is in progress, by reading out the timer Ai register, the counter value can be read at an arbitrary timing. However, when reading is performed at the reload timing shown in Figure 6.4.11, value "FFFF16" is read out at an underflow and value "000016" is read out at an overflow. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 6.4.11 Timer Ai register read out

- 2. Pin TAiout is used for all functions listed below. Therefore, only one of the following functions can be used for one timer.
 - Switching between countup and countdown by pin TAiouT's input signal
 - Pulse output function
 - Two-phase pulse signal processing function (Timers A2 to A4)

6.5 One-shot pulse mode

6.5 One-shot pulse mode (Bits 1 and 0 of timer Ai mode register = "102")

In this mode, a pulse which has an arbitrary width is output once. (Refer to **Table 6.5.1**.) After a trigger occurs, "H" level is output from pin TAiout for an arbitrary time. Figure 6.5.1 shows the structures of the timer Ai mode register and timer Ai register in the one-shot pulse mode.

Table 6.5.1 Specifications of one-shot pulse mode

Item	Specifications
Count source	Clock f2, f16, f64, or f512
Count operation	● Countdown
	● When the counter value reaches "000016," the reload register's contents
	is reloaded, and counting stops.
	• When a trigger occurs while counting is in progress, the reload
	register's contents is reloaded, and counting is continued.
Output pulse width ("H")	$\frac{n}{fi}$ [s] n: Set value in the timer Ai register
Count start condition	● When a trigger occurs. (Note)
	 Internal or external trigger can be selected by software.
Count stop condition	● When the counter value reaches "000016."
	When the count start flag is cleared to "0."
Interrupt request occurrence timing	When counting stops.
Pin TAiln's function	Programmable I/O port or trigger input
Pin TAiout's function	One-shot pulse output
Read from timer	An undefined value is read out by reading the timer Ai register.
Write to timer	■ While counting is stopped
	When a value is written to the timer Ai register, it is written to both
	of the reload register and counter.
	■ While counting is in progress
	When a value is written to the timer Ai register, it is written only to
	the reload register. (Transferred to the counter at the next reload
	time.)

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: A trigger occurs when the count start flag = "1."




Fig. 6.5.1 Structures of timer Ai mode register and timer Ai register in one-shot pulse mode

TIMER A

6.5 One-shot pulse mode

6.5.1 Setting for one-shot pulse mode

Figures 6.5.2 and 6.5.3 show an initial setting example for registers related to the one-shot pulse mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."




Fig. 6.5.2 Initial setting example for registers related to one-shot pulse mode (1)




Fig. 6.5.3 Initial setting example for registers related to one-shot pulse mode (2)

TIMER A

6.5 One-shot pulse mode

6.5.2 Count source

In the one-shot pulse mode, by the count source selection bits (bits 7 and 6 at addresses 5616 to 5A16), a count source can be selected. Table 6.5.2 lists the relationship between the count source selection bits and count source.

Table 6.5.2 Relationship between count source selection bits and count source

b7	b6	Count	Frequency of count source		
		source	When system clock = 25 MHz	When system clock = 16 MHz	When system clock = 8 MHz
0	0	f2	12.5 MHz	8 MHz	4 MHz
0	1	f16	1.5625 MHz	1 MHz	500 kHz
1	0	f64	390.625 kHz	250 kHz	125 kHz
1	1	f512	48.8281 kHz	31.25 kHz	15.625 kHz

Clocks f2, f16, f64, f512 and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0" and the main clock division selection bit (bit 0 at address 6F16) = "0." (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT.")

6.5.3 Trigger

The counter enters the count enable state when the count start flag (address 4016) is set to "1." <u>And then, the counter starts counting when a trigger occurs</u>. An internal or external trigger can be selected as this trigger.

An internal trigger is selected when the trigger selection bits (bits 4 and 3 at addresses 5616 to 5A16) are "002" or "012"; an external trigger is selected when the trigger selection bits are "102" or "112."

When a trigger occurs during counting, the reload register's contents is reloaded and the counter continues counting. When generating a trigger during counting, make sure that a certain time which is equivalent to two cycles of the timer's count source or more has passed between the trigger previously generated and a new trigger.

(1) When internal trigger is selected

A trigger is generated when the one-shot start flag (address 4216) is set to "1." Figure 6.5.4 shows the structure of the one-shot start flag.

(2) When external trigger is selected

A trigger is generated at the falling edge of pin TAilN's input signal when bit 3 at addresses 5616 to 5A16 = "0" or at the rising edge of pin TAilN's input signal when bit 3 = "1".

When using an external trigger, set the port P5 or P6 direction register's bit which corresponds to pin TAilN's for the input mode.




Fig. 6.5.4 Structure of one-shot start flag

TIMER A

6.5 One-shot pulse mode

6.5.4 Operation in one-shot pulse mode

- ① When the one-shot pulse mode is selected by the operating mode selection bits, pin TAiouT outputs "L" level.
- ② When the count start flag is set to "1," the counter enters the count enable state, <u>and then it starts</u> counting if a trigger occurs.
- ③ When the counter starts counting, pin TAiouT's output level becomes "H." (However, if value "000016" is set in the timer Ai register, the counter does not operate and the output level of pin TAiouT remains "L." Nor is a timer Ai interrupt request generated.)
- When the counter value reaches "000016," the output level of pin TAiOUT becomes "L." And then, the reload register's contents is reloaded, and the counter stops counting.
- ⑤ Simultaneously with ④, a timer Ai interrupt request bit is set to "1." After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 6.5.5 shows an operation example in the one-shot pulse mode.

When a trigger occurs after ④ above, the counter and pin TAioUT perform the same operations beginning from ② again. When a trigger occurs during counting, the counter down-counts once after this new trigger occurs. And then, the reload register's contents is reloaded and counting is continued. When generating a trigger during counting, make sure that a certain time which is equivalent to two cycles of the timer's count source or more has passed between the trigger previously generated and a new trigger.

The one-shot pulse output from pin TAiout can be disabled by clearing the timer Ai mode register's bit 2 to "0." Therefore, timer Ai can be used as an internal one-shot timer that does not output the pulse. (In this case, pin TAiout functions as a programmable I/O port.)




Fig. 6.5.5 Operation example in one-shot pulse mode (when external trigger selected)

TIMER A

6.5 One-shot pulse mode

[Precautions in one-shot pulse mode]

- 1. When the count start flag is cleared to "0" during counting, the followings are performed.
 - •The counter stops counting, and the reload register's contents is reloaded.
 - •Pin TAio∪T's output level becomes "L."
 - •An interrupt request is generated, and a timer Ai interrupt request bit is set to "1."
- 2. A one-shot pulse is output synchronously with an internally generated count source. Therefore, when an external trigger is selected, in the period from when a trigger is input to pin TAilN until a one-shot pulse is output, there will be a delay equivalent to one cycle of the count source at maximum.




Fig. 6.5.6 Delay in one-shot pulse output

- 3. When a timer's operating mode is set by the procedure listed below, a timer Ai interrupt request bit is set to "1."
 - When the one-shot pulse mode is selected after reset
 - When the operating mode is switched from the timer mode to the one-shot pulse mode
 - When the operating mode is switched from the event counter mode to the one-shot pulse mode

Therefore, when using a timer Ai interrupt (Interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after setting the above.

6.6 Pulse width modulation (PWM) mode (Bits 1 and 0 of timer Ai mode register = "112")

In this mode, a pulse which has an arbitrary width is output in succession. (Refer to **Table 6.6.1.**) Figure 6.6.1 shows the structures of the timer Ai mode register and timer Ai register in the PWM mode.

Table 6.6.1 Specifications of PWM mode

Item	Specifications		
Count source	Clock f2, f16, f64, or f512		
Count operation	● Countdown (Operates as an 8-bit or 16-bit pulse width modulator)		
	 Reload register's contents is re 	loaded at the rising edge of PWM	
	pulse, and counting is continued	i.	
	 A trigger generated during coun 	ting does not affect the counting.	
PWM period and "H" level width	<16-bit pulse width modulator>		
	Period = $\frac{2^{16} - 1}{\text{fi}}$ [s]		
	"H" level width = $\frac{K}{fi}$ [s]	K: Set value in the timer Ai register	
	<8-bit pulse width modulator>	C	
	Period = $\frac{(m + 1)(2^8 - 1)}{fi}$ [s])	
	"H" level width = $\frac{n(m+1)}{fi}$ [s]	m: Set value in the low-order 8	
		bits of the timer Ai register	
		n: Set value in the high-order 8 bits of the timer Ai register	
Count start condition	● When a trigger occurs.		
	 Internal or external trigger can be 	pe selected by software.	
Count stop condition	When the count start flag is cleared to "0."		
Interrupt request occurrence timing	At the falling edge of PWM pulse		
Pin TAiln's function	Programmable I/O port or trigger input		
Pin TAiout's function	PWM pulse output		
Read from timer	An undefined value is read out by reading the timer Ai register.		
Write to timer	■ While counting is stopped		
		mer Ai register, it is written to both	
	of the reload register and count	er.	
	■ While counting is in progress		
		mer Ai register, it is written only to	
	the reload register.		

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

6.6 Pulse width modulation (PWM) mode




Fig. 6.6.1 Structures of timer Ai mode register and timer Ai register in PWM mode

6.6.1 Setting for PWM mode

Figures 6.6.2 and 6.6.3 show an initial setting example for registers related to the PWM mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."




Fig. 6.6.2 Initial setting example for registers related to PWM mode (1)

6.6 Pulse width modulation (PWM) mode




Fig. 6.6.3 Initial setting example for registers related to PWM mode (2)

6.6.2 Count source

In the PWM mode, by the count source selection bits (bits 7 and 6 at addresses 5616 to 5A16), a count source can be selected. Table 6.6.2 lists the relationship between the count source selection bits and count source.

Table 6.6.2 Relationship between count source selection bits and count source

b7	b6	Count	Frequency of count source		
		source	When system clock = 25 MHz	When system clock = 16 MHz	When system clock = 8 MHz
0	0	f2	12.5 MHz	8 MHz	4 MHz
0	1	f16	1.5625 MHz	1 MHz	500 kHz
1	0	f64	390.625 kHz	250 kHz	125 kHz
1	1	f512	48.8281 kHz	31.25 kHz	15.625 kHz

Clocks f2, f16, f64, f512, and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0" and the main clock division selection bit (bit 0 at address 6F₁₆) = "0." (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT.")

TIMER A

6.6 Pulse width modulation (PWM) mode

6.6.3 Trigger

When a trigger occurs, pin TAiout starts the PWM pulse output. An internal or external trigger can be selected as this trigger.

An internal trigger is selected when the trigger selection bits (bits 4 and 3 at addresses 5616 to 5A16) are "002" or "012"; an external trigger is selected when the trigger selection bits are "102" or "112."

A trigger generated during PWM pulse output is invalid and does not affect the pulse output operation.

(1) When internal trigger is selected

A trigger is generated when the count start flag (address 4016) is set to "1."

(2) When external trigger is selected

A trigger is generated at the falling edge of the pin TAilN's input signal when bit 3 at addresses 5616 to 5A16 = "0" or at the rising edge of the pin TAilN's input signal when bit 3 = "1." However, a trigger input is accepted only when the count start flag = "1."

When using an external trigger, set the port P5 or P6 direction register's bit which corresponds to pin TAilN for the input mode.

6.6.4 Operation in PWM mode

- ① When the PWM mode is selected by the operating mode selection bits, pin TAiouT outputs "L" level.
- ② When a trigger occurs, the counter (Pulse width modulator) starts counting and pin TAiouT outputs a PWM pulse (Notes 1 and 2).
- ③ A timer Ai interrupt request bit is set to "1" each time the PWM pulse level changes from "H" to "L." After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.
- Each time a PWM pulse is output for one period, the reload register's contents is reloaded and counting is continued.

Operation of the pulse width modulator is described below.

[16-bit pulse width modulator]

When the 16/8-bit PWM mode selection bit is set to "0," the counter operates as a 16-bit pulse width modulator. Each of Figures 6.6.4 and 6.6.5 shows an operation example of the 16-bit pulse width modulator.

[8-bit pulse width modulator]

When the 16/8-bit PWM mode selection bit is set to "1," the counter is divided into 8-bit halves. Then, the high-order 8 bits operate as an 8-bit pulse width modulator, and the low-order 8 bits operate as an 8-bit prescaler. Each of Figures 6.6.6 and 6.6.7 shows an operation example of the 8-bit pulse width modulator.

- Notes 1: If a value of "000016" is set in the timer Ai register when the counter operates as a 16-bit pulse width modulator, the pulse width modulator does not operate and the output level of pin TAiOUT remains "L." Nor is a timer Ai interrupt request generated. These operations are also applied to the case where a value of "0016" is set in high-order 8 bits of the timer Ai register when the counter operates as an 8-bit pulse width modulator.
 - 2: When the counter operates as an 8-bit pulse width modulator, after a trigger occurs, pin TAiout outputs "L" level of which width is the same as the PWM pulse's "H" level width which was set. And then, pin TAiout starts the PWM pulse output.



6.6 Pulse width modulation (PWM) mode




Fig. 6.6.4 Operation example of 16-bit pulse width modulator




Fig. 6.6.5 Operation example of 16-bit pulse width modulator (when counter value is updated during pulse output)




Fig. 6.6.6 Operation example of 8-bit pulse width modulator




Fig. 6.6.7 Operation example of 8-bit pulse width modulator (when counter value is updated during pulse output)

[Precautions in PWM mode]

- 1. When the count start flag is cleared to "0" while a PWM pulse is output, the counter stops counting. At this time, if pin TAiOUT outputs "H" level, the output level becomes "L" and a timer Ai interrupt request bit is set to "1." If pin TAiOUT outputs "L" level, the output level does not change and a timer Ai interrupt request is not generated.
- 2. When a timer's operating mode is set by the procedure listed below, a timer Ai interrupt request bit is set to "1."
 - When the PWM mode is selected after reset
 - When the operating mode is switched from the timer mode to the PWM mode
 - When the operating mode is switched from the event counter mode to the PWM mode

Therefore, when using a timer Ai interrupt (Interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after setting the above.

MEMO



CHAPTER 7

TIMER B

- 7.1 Overview
- 7.2 Block description
- 7.3 Timer mode
- 7.4 Event counter mode
- 7.5 Pulse period/Pulse width measurement mode
- 7.6 Clock timer

7.1 Overview

7.1 Overview

Timer B consists of three counters (Timers B0 to B2), and each has a 16-bit reload function. Timers B0 to B2 operate independently of each other.

Timer Bi (i = 0 to 2) has three operating modes listed below. Furthermore, timer B2 can function as a clock timer. Except that timer B2 functions as a clock timer and timer B1 has an internal connect function, timers B0 to B2 have the same functions.

■ Timer mode

Timer B counts a count source internally generated.

■ Event counter mode

Timer B counts an external signal, and the following functions can be used:

- Internal connect function (Timer B1 only)
- Pulse period/Pulse width measurement mode
 Timer B measures an external signal's pulse period/pulse width.
- Clock timer (Timer B2)

7.2 Block description

Figure 7.2.1 shows the timer B block diagram. Registers related to timer B are described below.




Fig. 7.2.1 Timer B block diagram

7.2 Block description

7.2.1 Counter and Reload register (Timer Bi register)

Each of timer Bi counter and its reload register consists of 16 bits and has the following functions.

(1) Functions in timer mode, event counter mode, and clock timer

The counter performs countdown each time a count source is input. The reload register is used to memorize the initial value of a counter. When an underflow occurs in the counter, the reload register's contents is reloaded into the counter.

Values are set to the counter and reload register by writing the values to the timer Bi register. Table 7.2.1 lists the memory allocation of the timer Bi register.

A value written into the timer Bi register while counting is stopped is set to the counter and reload register. A value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents is transferred to the counter when the next underflow occurs. A value obtained by reading out the timer Bi register is the counter value.

Note: Perform reading or writing from/to the timer Bi register by the 16 bits. For a value read from the timer Bi register, refer to "Precautions in timer mode" and "Precautions in event counter mode."

(2) Functions in pulse period/pulse width measurement mode

The counter performs countup each time a count source is input. The reload register is used to hold the pulse period or pulse width measurement result. When a valid edge is input to pin TBiIN, the counter value is transferred to the reload register. In this mode, a value obtained by reading out the timer Bi register is the reload register's contents, and the measurement result can be obtained.

Note: Perform reading from the timer Bi register by the 16 bits.

Table 7.2.1 Memory allocation of timer Bi register

Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 5116	Address 5016
Timer B1 register	Address 5316	Address 5216
Timer B2 register	Address 5516	Address 5416

Note: At reset, the contents of the timer Bi register is undefined.

7.2.2 Count start flag

This register is used to start or stop counting. Each bit of this register corresponds to each timer, respectively. Figure 7.2.2 shows the structure of the count start flag.




Fig. 7.2.2 Structure of count start flag

7.2 Block description

7.2.3 Timer Bi mode register

Figure 7.2.3 shows the structure of the timer Bi mode register. The operating mode selection bits are used to select an operating mode of timer Bi. Bits 7 to 5 and bits 3 and 2 have different functions according to the operating mode. These bits are described in a section of each operating mode.




Fig. 7.2.3 Structure of timer Bi mode register

7.2.4 Timer Bi interrupt control register

Figure 7.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to chapter "4. INTERRUPTS"




Fig. 7.2.4 Structure of timer Bi interrupt control register

(1) Interrupt priority level selection bits (bits 2 to 0)

These bits select a timer Bi interrupt's priority level. When using timer Bi interrupts, select one priority level from levels 1 to 7. If a timer Bi interrupt request is generated, its priority level is compared with the processor interrupt priority level (IPL), and then the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this is applied when the interrupt disable flag (I) = "0.") When disabling timer Bi interrupts, set these bits to "0002" (Level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Bi interrupt request is generated. This bit is automatically cleared to "0" when the timer Bi interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

7.2 Block description

7.2.5 Port P6 direction register

I/O pins of timer Bi are multiplexed with port P6. When using these pins as timer Bi's input pins, set the corresponding bits of the port P6 direction register to "0" in order to set these ports for the input mode. Figure 7.2.5 shows the relationship between the port P6 direction register and the timer Bi's input pins.




Fig. 7.2.5 Relationship between port P6 direction register and timer Bi's input pins

7.2.6 Port function control register

Figure 7.2.6 shows the structure of the port function control register.




Fig. 7.2.6 Structure of port function control register

7.3 Timer mode

7.3 Timer mode (Bits 1 and 0 of timer Bi mode register = "002")

In this mode, a count source internally generated is counted. (Refer to **Table 7.3.1.**) Figure 7.3.1 shows the structures of the timer Bi mode register and timer Bi register in the timer mode.

Table 7.3.1 Specifications of timer mode

Item	Specifications		
Count source	Clock f2, f16, f64, or f512		
Count operation	● Countdown		
	• At an underflow, the reload register's contents is reloaded, and counting		
	is continued.		
Division ratio	1		
	(n + 1) n: Set value in the timer Bi register		
Count start condition	When the count start flag is set to "1."		
Count stop condition	When the count start flag is cleared to "0."		
Interrupt request occurrence timing	At an underflow		
Pin TBiln's function	Programmable I/O port (Pin TB2ιN is a programmable I/O port or φSUB output pin.)		
Read from timer	A counter value can be read out by reading the timer Bi register.		
Write to timer	■ While counting is stopped		
	When a value is written to the timer Bi register, it is written to both		
	of the reload register and counter.		
	■ While counting is in progress		
	When a value is written to the timer Bi register, it is written only to		
	the reload register. (Transferred to the counter at the next reload		
	time.)		

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."




Fig. 7.3.1 Structures of timer Bi mode register and timer Bi register in timer mode

7.3 Timer mode

7.3.1 Setting for timer mode

Figure 7.3.2 shows an initial setting example for registers related to the timer mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."






Fig. 7.3.2 Initial setting example for registers related to timer mode

7.3 Timer mode

7.3.2 Count source

In the timer mode, by the count source selection bits (bits 7 and 6 at addresses 5B16 to 5D16), a count source can be selected. Table 7.3.2 lists the relationship between the count source selection bits and count source.

Table 7.3.2 Relationship between count source selection bits and count source

b7	b6	Count	Frequency of count source		
		source	When system clock = 25 MHz	When system clock = 16 MHz	When system clock = 8 MHz
0	0	f2	12.5 MHz	8 MHz	4 MHz
0	1	f16	1.5625 MHz	1 MHz	500 kHz
1	0	f64	390.625 kHz	250 kHz	125 kHz
1	1	f512	48.8281 kHz	31.25 kHz	15.625 kHz

Clocks f2, f16, f64, f512, and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0" and the main clock division selection bit (bit 0 at address 6F16) = "0." (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT.")

7.3.3 Operation in timer mode

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- 2 When an underflow occurs, the reload register's contents is reloaded, and then counting is continued.
- ③ The timer Bi interrupt request bit is set to "1" when the underflow occurs in ②. After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 7.3.3 shows an operation example in the timer mode.




Fig. 7.3.3 Operation example in timer mode

7.3 Timer mode

[Precautions in timer mode]

While counting is in progress, by reading out the timer Bi register, the counter value can be read at an arbitrary timing. However, when reading is performed at the reload timing shown in Figure 7.3.4, value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.3.4 Timer Bi register read out

7.4 Event counter mode (Bits 1 and 0 of timer Bi mode register = "012")

In this mode, an external signal is counted. (Refer to **Table 7.4.1.**) Figure 7.4.1 shows the structures of the timer Bi mode register and timer Bi register in the event counter mode.

Table 7.4.1 Specifications of event counter mode

Item	Specifications	
Count source	● External signal input to pin TBilN (Notes 1 and 2).	
	• "Falling edge," "Rising edge," or "Falling and Rising edges" can be	
	selected as the valid edge of the count source by software.	
Count operation	● Countdown	
	• At an underflow, the reload register's contents is reloaded, and	
	counting is continued.	
Division ratio	1	
	(n + 1) n: Set value in the timer Bi register	
Count start condition	When the count start flag is set to "1."	
Count stop condition	When the count start flag is cleared to "0."	
Interrupt request occurrence timing	At an underflow	
Pin TBiln's function	Count source input	
Read from timer	A counter value can be read out by reading the timer Bi register.	
Write to timer	■ While counting is stopped	
	When a value is written to the timer Bi register, it is written to both	
	of the reload register and counter.	
	■ While counting is in progress	
	When a value is written to the timer Bi register, it is written only to	
	the reload register. (Transferred to the counter at the next reload	
	time.)	

- Notes 1: When the timer B1 internal connect selection bit (bit 2 at address 6D16) = "1," timer B1 counts the timer B2's underflow signal, (Refer to section "7.4.3 Selectable functions.")
 - 2: When using timer B2 in the event counter mode, set both of the port-Xc selection bit (bit 4 at address 6C16) and the sub-clock output selection bit/Timer B2 clock source selection bit (bit 1 at address 6D16) to "0." When one of or both of these bits = "1," timer B2 functions as a clock timer. (Refer to section "7.6 Clock timer.")

7.4 Event counter mode




Fig. 7.4.1 Structures of timer Bi mode register and timer Bi register in event counter mode

7.4.1 Setting for event counter mode

Figure 7.4.2 shows an initial setting example for registers related to the event counter mode. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."



7.4 Event counter mode




Fig. 7.4.2 Initial setting example for registers related to event counter mode

7.4.2 Operation in event counter mode

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- 2 The counter counts the count source's valid edges.
- ③ When an underflow occurs, the reload register's contents is reloaded, and then counting is continued.
- ④ The timer Bi interrupt request bit is set to "1" when the underflow occurs in ③. After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 7.4.3 shows an operation example in the event counter mode.




Fig. 7.4.3 Operation example in event counter mode

TIMER B

7.4 Event counter mode

7.4.3 Selectable functions

Timer B1 internal connection is described below.

(1) Timer B1 internal connection

When the timer B1 internal connect selection bit (bit 2 at address 6D16) is set to "1," timer B1 is internally connected to timer B2 and counts the timer B2's underflow signal. Accordingly, timers B2 and B1 function as a 32-bit (16 bits + 16 bits) timer and counts the timer B2's count source.

This function can be used when timer B2 operates in the timer or event counter mode, or as a clock timer

Figure 7.4.4 shows connection between timers B2 and B1 when timer B1 internal connection is selected. Figure 7.4.5 shows structures of the timer B1 mode register and port function control register when timer B1 internal connection is selected. Figure 7.4.6 shows an operation example when timer B1 internal connection is selected.




Fig. 7.4.4 Connection between timers B2 and B1 when timer B1 internal connection is selected




Fig. 7.4.5 Structures of timer B1 mode register and port function control register when timer B1 internal connection is selected




Fig. 7.4.6 Operation example when timer B1 internal connection is selected

7.4 Event counter mode

[Precautions in event counter mode]

1. While counting is in progress, by reading out the timer Bi register, the counter value can be read at an arbitrary timing. However, when reading is performed at the reload timing shown in Figure 7.4.7, value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.4.7 Timer Bi register read out

2. The internal connect function between timer B2 and timer B1 can be used when timer B2 operates in the timer or event counter mode, or as a clock timer. Do not use this function in the pulse period/pulse width measurement mode.

7.5 Pulse period/Pulse width measurement mode (Bits 1 and 0 of timer Bi mode register = "102")

In this mode, an external signal's pulse period or pulse width is measured. (Refer to **Table 7.5.1.**) Figure 7.5.1 shows the structures of the timer Bi mode register and timer Bi register in the pulse period/pulse width measurement mode.

■ Pulse period measurement

The pulse period of an external signal which is input to pin TBiIN is measured.

■ Pulse width measurement

The pulse width ("L" level width and "H" level width) of an external signal which is input to pin TBiln is measured.

Note: When the port-Xc selection bit (bit 4 at address 6C₁₆) = "1," timer B2 functions as a clock timer. Accordingly, pulse period/pulse width measurement cannot be performed.

Table 7.5.1 Specifications of pulse period/pulse width measurement mode

·				
Item	Specifications			
Count source	Clock f2, f16, f64, or f512			
Count operation	● Countup			
	 When valid edge of the measurement pulse is input, the counter 			
	value is transferred to the reload register. And then, the counter			
	value is cleared to "000016," and counting is continued.			
Count start condition	When the count start flag is set to "1."			
Count stop condition	When the count start flag is cleared to "0."			
Interrupt request occurrence timing	• When the valid edge of the measurement pulse is input (Note 1).			
	 At an overflow (Simultaneously, the overflow flag is set to "1.") 			
Pin TBiln's function	Measurement pulse input			
Read from timer	By reading the timer Bi register, the reload register's contents			
	(Measurement result) is read out (Note 2).			
Write to timer	Ignored			

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Overflow flag: A flag used to identify the source of an interrupt request occurrence.

- Notes 1: An interrupt request is not generated when the first valid edge is input after counting starts.
 - 2: From when counting starts until the second valid edge is input, a value obtained by reading the timer Bi register is undefined.

7.5 Pulse period/Pulse width measurement mode




Fig. 7.5.1 Structures of timer Bi mode register and timer Bi register in pulse period/pulse width measurement mode

7.5.1 Setting for pulse period/pulse width measurement mode

Figure 7.5.2 shows an initial setting example for registers related to the pulse period/pulse width measurement mode.

Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."



7.5 Pulse period/Pulse width measurement mode




Fig. 7.5.2 Initial setting example for registers related to pulse period/pulse width measurement mode

7.5.2 Count source

In the pulse period/pulse width measurement mode, by the count source selection bits (bits 7 and 6 at addresses 5B16 to 5D16), a count source can be selected. Table 7.5.2 lists the relationship between the count source selection bits and count source.

Table 7.5.2 Relationship between count source selection bits and count source

b7	b6	Count	Frequency of count source			
		source	When system clock = 25 MHz	When system clock = 16 MHz	When system clock = 8 MHz	
0	0	f2	12.5 MHz	8 MHz	4 MHz	
0	1	f16	1.5625 MHz	1 MHz	500 kHz	
1	0	f64	390.625 kHz	250 kHz	125 kHz	
1	1	f512	48.8281 kHz	31.25 kHz	15.625 kHz	

Clocks f2, f16, f64, f512, and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0" and the main clock division selection bit (bit 0 at address 6F16) = "0." (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT.")

TIMER B

7.5 Pulse period/Pulse width measurement mode

7.5.3 Operation in pulse period/pulse width measurement mode

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- ② When a valid edge of the measurement pulse is input, the counter value is transferred to the reload register. (Refer to "(1) Pulse period/Pulse width measurement.")
- 3 After a transfer in 2, the counter value becomes "000016," and the counter continues counting.
- ④ The timer Bi interrupt request bit is set to "1" when the counter value becomes "000016" in ③,(Note). After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.
- ⑤ Operations ② to ④ are repeated.

Note: Timer Bi interrupt request is not generated when the first valid edge is input after counting starts.

(1) Pulse period/Pulse width measurement

Whether to measure the pulse period or the pulse width of an external signal can be selected by the measurement mode selection bits (bits 3 and 2 at addresses 5B16 to 5D16). Table 7.5.3 lists the relationship between the measurement mode selection bits and the pulse period/pulse width measurement. Make sure that the measurement interval from the falling edge to the rising edge and that of from the rising edge to the falling edge are two cycles of the count source or more. When measuring pulse width of a signal whose duty ratio is not 50%, identify whether the measurement result is the "H" level width or the "L" level width by software.

Table 7.5.3 Relationship between measurement mode selection bits and pulse period/pulse width measurement

b3	b2	Pulse period/Pulse width measurement	Measurement interval (Valid edge)		
0	0	Pulse period measurement	From falling edge to falling edge (Falling edge)		
0	1		From rising edge to rising edge (Rising edge)		
1	0	Pulse width measurement	From falling edge to rising edge, and from rising		
			edge to falling edge (Falling and Rising edges)		

(2) Timer Bi overflow flag

When a measurement pulse's valid edge is input or an overflow occurs, a timer Bi interrupt request is generated. The timer Bi overflow flag is used to identify the cause of an interrupt request occurrence, in other words, determine whether it is an overflow or a valid edge input.

When an overflow occurs, the timer Bi overflow flag is set to "1." Therefore, the source of the interrupt request occurrence can be identified by checking the timer Bi overflow flag's state in the interrupt routine. The timer Bi overflow flag is <u>cleared to "0" at the next count timing of the count source when a value is written to the timer Bi mode register with the count start flag = "1."</u>

The timer Bi overflow flag is a read-only flag.

Do not use this flag for detection of overflow timing.

Figure 7.5.3 shows the operation during pulse period measurement. Figure 7.5.4 shows the operation during pulse width measurement.




Fig. 7.5.3 Operation during pulse period measurement

TIMER B

7.5 Pulse period/Pulse width measurement mode




Fig. 7.5.4 Operation during pulse width measurement

[Precautions in pulse period/pulse width measurement mode]

- 1. A timer Bi interrupt request is generated by the following sources:
 - The measurement pulse's valid edge which is input
 - An overflow

The interrupt request source shown above can be determined by the timer Bi overflow flag.

- 2. At reset, the timer Bi overflow flag is set to "1." This flag can be cleared to "0" by performing writing to the timer Bi mode register with the count start flag = "1."
- 3. When the first valid edge is input after counting starts, an undefined value is transferred to the reload register. At this time, a timer Bi interrupt request is not generated.
- 4. At start of counting, the counter value is undefined. Therefore, there is a possibility that a timer Bi interrupt request is generated by an overflow which occurs immediately after counting starts.
- 5. When the measurement mode selection bits are changed after counting starts, the timer Bi interrupt request bit is set to "1." Note that the timer Bi interrupt request bit does not change if the same value as before is written to the measurement mode selection bits.
- 6. When an input signal to pin TBilN is affected by noise or others, there is a possibility that the counter cannot perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

TIMER B

7.6 Clock timer

7.6 Clock timer

Timer B2 functions as a clock timer on the following condition (Refer to Table 7.6.1.):

- When the port-Xc selection bit (bit 4 at address 6C₁₆) = "1"
- When the port-Xc selection bit = "0" and the timer B2 clock source selection bit (bit 1 at address 6D16)
 = "1"

Figure 7.6.1 shows the structures of the timer B2 mode register and timer B2 register when a clock timer is used.

Table 7.6.1 Specifications of clock timer

Item	Specifications		
Count source	fc32 (Sub clock divided by 32: f(XcIN)/32), or Main clock divided by 32: f(XIN)/32)		
Count operation	● Countdown		
	 At an underflow, the reload register's contents is reloaded, and counting is continued. 		
Division ratio	$\frac{1}{(n+1)}$ n: Set value in the timer B2 register		
Count start condition	When the count start flag is set to "1."		
Count stop condition	When the count start flag is cleared to "0."		
Interrupt request occurrence timing	At an underflow		
Pin TB2IN's function	Programmable I/O port or φSUB output pin		
Read from timer	A counter value can be read out by reading the timer B2 register.		
Write to timer	■ While counting is stopped		
	When a value is written to the timer B2 register, it is written to both		
	of the reload register and counter.		
	■ While counting is in progress		
	When a value is written to the timer B2 register, it is written only		
•	to the reload register. (Transferred to the counter at the next reload		
	time.)		

Clocks fc32 and f(XCIN): Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Either of f(XCIN)/32 or f(XIN)/32 can be selected as the clock timer's count source, fc32.

The way to generate f(XCIN)/32 is different from that for clocks whose source is the system clock (e.g., internal clock ϕ , clocks f2 to f512, and so on). (Refer to chapter "14. CLOCK GENERATING CIRCUIT.") f(XCIN)/32 is not affected by the system clock selection bit and system clock stop bit at wait state (bits 3 and 5 at address 6C16). Therefore, in the wait mode, (Refer to chapter "11. STOP AND WAIT MODES.") only the clock timer can operate by itself. In other words, it is possible to supply fc32 only.

Oppositely, the way to generate f(XIN)/32 is the same as that for the system clock. Therefore, when the system clock stop bit at wait state = "1," fc32 is not supplied in the wait mode.

Figure 7.6.2 shows the structure of the clock timer.




Fig. 7.6.1 Structures of timer B2 mode register and timer B2 register when clock timer is used

TIMER B

7.6 Clock timer




Fig. 7.6.2 Structure of clock timer

7.6.1 Setting for clock timer

Figure 7.6.3 shows an initial setting example for registers related to the clock timer.

Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter "4. INTERRUPTS."




Fig. 7.6.3 Initial setting example for registers related to clock timer

TIMER B

7.6 Clock timer

7.6.2 Operation of clock timer

- ① When the count start flag is set to "1," the counter starts counting of the count source.
- 2 When an underflow occurs, the reload register's contents is reloaded, and then counting is continued.
- ③ The timer B2 interrupt request bit is set to "1" when the underflow occurs in ②.
 After this, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

For example, if f(XCIN) = 32.768 kHz, a timer B2 interrupt request can be issued every second when value "3FF16" is set into the timer B2 register (addresses 5416 and 5516) and every minute when value "EFFF16" is set into the register. Figure 7.6.4 shows an operation example of clock timer.




Fig. 7.6.4 Operation example of clock timer

[Precautions for clock timer]

1. While counting is in progress, by reading out the timer B2 register, the counter value can be read at an arbitrary timing. However, when reading is performed at the reload timing shown in Figure 7.6.5, value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer B2 register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.6.5 Timer B2 register read out

2. For the clock prescaler reset, refer to section "14.3.4 Clock prescaler reset."

MEMO



CHAPTER 8 SERIAL I/O

- 8.1 Overview
- 8.2 Block description
- 8.3 Clock synchronous serial I/O mode
- 8.4 Clock asynchronous serial I/O (UART) mode

SERIAL I/O

8.1 Overview

The serial I/O consists of 3 channels: UART0, UART1 and UART2. They each have a dedicated timer for generating a transfer clock and can operate independently.

8.1 Overview

UARTi (i = 0 to 2) has the following two operating modes: clock synchronous serial I/O and clock asynchronous serial I/O (UART) modes. Except for a few functions in the clock synchronous serial I/O mode, UART0, UART1 and UART2 have the same functions.

Clock synchronous serial I/O mode

Transmitter and receiver use the same clock as a transfer clock. Transfer data has a length of 8 bits.

• Clock asynchronous serial I/O (UART) mode

Transfer rate and transfer data format can arbitrarily be set. The transfer data length can be selected from the following three types: 7 bits, 8 bits, and 9 bits.

Figure 8.1.1 shows the transfer data formats in each operating mode. Table 8.1.1 shows the differences between UART0, UART1 and UART2.




Fig. 8.1.1 Transfer data formats in each operating mode

Table 8.1.1 Differences between U/	JARTO, UART1	and UART2
------------------------------------	--------------	-----------

		CTS input/	Interrupt	Data output/CLK	Multiple	Sleep
	Communication	RTS output	function	polarity/transfer format	clocks output	function
		function		select function	function	Tunction
UART0	Clock synchronous or	Both functions are	•UART0 transmission	Available	Available	Available
	asynchronous (UART)	available.	•UART0 reception			
	mode is selectable.		(2 systems)			
UART1	Clock synchronous or	Both functions are	•UART1 transmission	Available	Not available	Available
	asynchronous (UART)	available.	•UART1 reception			
	mode is selectable.		(2 systems)			
UART2	Clock synchronous or	Only CTS input	•UART2 transmission	Not available	Not available	Not
	asynchronous (UART)	function is available.	/reception (Note 1)	(Note 2)		available
	mode is selectable.		(1 system)			

Notes 1: The A-D conversion interrupt and UART2 transmission/reception interrupt share the interrupt vector addresses and the interrupt control register.

When the UART2 mode is selected by specifying bits 2 to 0 of the UART2 transmit/receive mode register (address 6416), the A-D conversion interrupt function cannot be used.

- 2: UART2 is fixed as follows.
 - Data output (TxD2 pin): CMOS output
 - Polarity of CLK2: Transmit data is output at the falling edge of the transfer clock.

Receive data is input at the rising edge of the transfer clock.

When not transferring, CLK2 pin's level is "H."

(Used in the clock synchronous serial I/O mode)

• Transfer format: LSB (the least significant bit) first

8.2 Block description

8.2 Block description

Figure 8.2.1 shows the block diagram for serial I/O. Registers related to serial I/O are described below.




Fig. 8.2.1 Block diagram for serial I/O

8.2.1 UARTi transmit/receive mode register

Figures 8.2.2 and 8.2.3 show the structure of UARTi transmit/receive mode register. The serial I/O mode selection bits are used to select a UARTi's operating mode. For bits 4 to 6, refer to section "8.4.2 Transfer data format." For bit 7, refer to section "8.4.8 Sleep mode."




Fig. 8.2.2 Structure of UARTi transmit/receive mode register (1)

8.2 Block description




Fig. 8.2.3 Structure of UARTi transmit/receive mode register (2)

(1) Internal/External clock selection bit (bit 3)

Clock synchronous serial I/O mode

When an internal clock is selected by clearing this bit to "0," a clock which is specified with the BRG count source selection bits (bits 1 and 0 at addresses 3416, 3C16 and 6816) becomes the count source of BRGi (described later). At this time, the BRGi's output divided by 2 is the transfer clock. The transfer clock is output from the CLKi pin (**Note**).

When an external clock is selected by setting this bit to "1," a clock input to the CLKi pin becomes the transfer clock.

Note: When selecting an internal clock and performing only transmission in UART0, the number of the transfer clock output pins varies according to the contents of the transmit clock output pin selection bits (bits 5 and 4 at address 6E16). (Refer to section "8.3.1 Transfer clock.")

UART mode

When an internal clock is selected by clearing this bit to "0," a clock which is specified with the BRG count source selection bits (bits 1 and 0 at addresses 3416, 3C16 and 6816) becomes the count source of the BRGi (described later). At this time, the CLKi pin functions as a programmable I/O port.

When an external clock is selected by setting this bit to "1," a clock input to the CLKi pin becomes the count source of BRGi .

Note that, in the UART mode, the BRGi's output divided by 16 is always the transfer clock.

BRGi: UARTi baud rate register (Refer to section "8.2.7 UARTi baud rate register (BRGi).")

8.2 Block description

8.2.2 UARTi transmit/receive control register 0

Figures 8.2.4 and 8.2.5 show the structure of UARTi transmit/receive control register 0. For bits 1 and 0, refer to section "(1) Internal/External clock selection bit" in page 8-7. For bits 7 to 4, refer to the description of each operating mode.




Fig. 8.2.4 Structure of UARTi transmit/receive control register 0 (1)




Fig. 8.2.5 Structure of UARTi transmit/receive control register 0 (2)

(1) CTS/RTS function selection bit (bit 2) (UARTO, UART1)

This bit becomes valid when the CTS/RTS enable bit (bit 6) is cleared to "0."

When this bit is cleared to "0" in order to select the CTS function, the P80 and P84 pins function as CTS input pins. At this time, a "L"-level signal input to the CTS pin is one of the transmit conditions. When this bit is set to "1" in order to select the RTS function, the P80 and P84 pins function as RTS output pins. When the receive enable bit (bit 2 at addresses 3516, 3D16) is "0" (in other words, reception is disabled.), the RTS pin outputs "H" level.

In the clock synchronous serial I/O mode, the output level of \overline{RTS} pin becomes "L" when receive conditions are satisfied; it becomes "H" when reception is started. Note that, when an internal clock is selected (bit 3 at addresses 3016, 3816 = "0"), the \overline{RTS} function is ignored.

In the clock asynchronous serial I/O mode, the output level of the RTS pin becomes "L" when receive enable bit is set to "1"; it becomes "H" when reception is started; it becomes "L" when the reception is completed.

(2) CTS enable bit (bit 2) (UART2)

CTS input pin is valid when this bit is set to "0."

A "L"-level signal input to the \overline{CTS} pin is one of the transmit conditions.

(3) Transmission register empty flag (bit 3)

This flag is cleared to "0" when the contents of the UARTi transmission buffer register is transferred to the UARTi transmission register. When transmission is completed and the UARTi transmission register becomes empty, this flag is set to "1."

8.2 Block description

8.2.3 UARTi transmit/receive control register 1

Figure 8.2.6 shows the structure of UARTi transmit/receive control register 1. For bits 7 to 4, refer to the description of each operating mode.




Fig. 8.2.6 Structure of UARTi transmit/receive control register 1

(1) Transmit enable bit (bit 0)

When this bit is set to "1," UARTi enters the transmit enable state.

When this bit is cleared to "0" during transmission, UARTi enters the transmit disable state after the transmission which is in progress at this clearing is completed.

(2) Transmission buffer empty flag (bit 1)

This flag is set to "1" when data is transferred from the UARTi transmission buffer register to the UARTi transmission register.

This flag is cleared to "0" when data is set to the UARTi transmission buffer register.

(3) Receive enable bit (bit 2)

When this bit is set to "1," UARTi enters the receive enable state.

When this bit is cleared to "0" during reception, UARTi quits the reception immediately and enters the receive disable state.

(4) Receive completion flag (bit 3)

This flag is set to "1" in the following case;

• when data is ready in the UARTi receive register and is transferred to the UARTi receive buffer register (in other words, when reception is completed).

This flag is cleared to "0" in one of the following cases;

- when the low-order byte of the UARTi receive buffer register is read out,
- when the receive enable bit (bit 2) is cleared to "0,"
- when port P8 is used as a programmable I/O port by clearing the serial I/O mode selection bits (bits 2 to 0 at addresses 3016, 3816 and 6416) to "0002"

SERIAL I/O

8.2 Block description

8.2.4 Serial transmit control register

Figure 8.2.7 shows the structure of the serial transmit control register. The transmission clock output pin selection bits are valid only for UARTO. For these bits, refer to section "8.3.1 Transfer clock."




Fig. 8.2.7 Structure of serial transmit control register

8.2.5 UARTi transmission register and UARTi transmission buffer register

Figure 8.2.8 shows the block diagram for the transmitter. Figure 8.2.9 shows the structure of the UARTi transmission buffer register.




Fig. 8.2.8 Block diagram for transmitter




Fig. 8.2.9 Structure of UARTi transmission buffer register

8.2 Block description

Transmit data is set into the UARTi transmission buffer register.

When the microcomputer operates in the clock synchronous serial I/O mode or when 7-bit or 8-bit length is selected as the transfer data's length in the UART mode, the transmit data is set into the low-order byte of this register. When 9-bit length is selected as the transfer data's length in the UART mode, the transmit data is set into the UARTi transmission buffer register as follows.

- Bit 8 of the transmit data is set into bit 0 of the high-order byte of the UARTi transmission buffer register.
- Bits 7 to 0 of the transmit data are set into the low-order byte of the UARTi transmission buffer register.

When transmit conditions are satisfied, the transmit data which is set in the UARTi transmission buffer register is transferred to the UARTi transmission register, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmission buffer register becomes empty when data which is set in this register is transferred to the UARTi transmission register, so the next transmit data can be set.

When the "MSB first" is selected in the clock synchronous serial I/O mode, bit position of set data is

When the "MSB first" is selected in the clock synchronous serial I/O mode, bit position of set data is reversed, and then this data is written into the UARTi transmission buffer register as the transmit data. (Refer to section "8.3.2 Transfer data format.") Transmit operation itself is the same whichever format is selected, "LSB first" or "MSB first."

When quitting the transmission which is in progress and setting the UARTi transmission buffer register again, follow the procedure described below.

- ① Clear the serial I/O mode selection bits (bits 2 to 0 at addresses 3016, 3816 and 6416) to "0002." (Serial I/O is ignored.)
- 2 Set the serial I/O mode selection bits again.
- ③ Set the transmit enable bit (bit 0 at addresses 3516, 3D16 and 6916) to "1" (in other words, transmission is enabled.) and set the transmit data into the UARTi transmission buffer register.

8.2.6 UARTi receive register and UARTi receive buffer register

Figure 8.2.10 shows the block diagram for the receiver. Figure 8.2.11 shows the structure of the UARTi receive buffer register.




Fig. 8.2.10 Block diagram for receiver




Fig. 8.2.11 Structure of UARTi receive buffer register

8.2 Block description

The UARTi receive register is used to convert serial data, which is input from the RxDi pin, into parallel data. This register takes a signal which is input from the RxDi pin by the 1 bit synchronously with the transfer clock.

The UARTi receive buffer register is used to read receive data. When reception is completed, the receive data which is taken into the UARTi receive register is automatically transferred to the UARTi receive buffer register. Note that the contents of the UARTi receive buffer register is updated when the next data is ready in the UARTi receive register before data which has been transferred to the UARTi receive buffer register is read out (in other words, when an overrun error occurs).

When "MSB first" is selected in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then this data is read out as the receive data. (Refer to section "8.3.2 Transfer data format.") Receive operation itself is the same whichever format is selected, "LSB first" or "MSB first."

The UARTi receive buffer register is initialized when the receive enable bit (bit 2 at addresses 3516, 3D16 and 6916) is set to "1" after clearing it to "0."

Figure 8.2.12 shows the contents of the UARTi receive buffer register when reception is completed.




Fig. 8.2.12 Contents of UARTi receive buffer register when reception is completed

8.2.7 UARTi baud rate register (BRGi)

The UARTi baud rate register (BRGi) is an 8-bit timer used only for UARTi. It generates a transfer clock and has a reload register. Assuming that a value set in BRGi is "n" (n = 0016 to FF16), the BRGi divides the count source frequency by (n + 1).

In the clock synchronous serial I/O mode, BRGi is valid when an internal clock is selected. At this time, the BRGi's output divided by 2 is the transfer clock.

In the UART mode, the BRGi is always valid. At this time, the BRGi's output divided by 16 is the transfer clock.

When a value is written to addresses 3116, 3916, and 6516, the value is also written to the timer and the reload register whether transmission/reception is in progress or stopped. Therefore, when writing a value to these addresses, be sure to perform it while transmission/reception is stopped.

Figure 8.2.13 shows the structure of BRGi and Figure 8.2.14 shows the block diagram of transfer clock generating section.




Fig. 8.2.13 Structure of UARTi baud rate register (BRGi)




Fig. 8.2.14 Block diagram of transfer clock generating section

8.2 Block description

8.2.8 Interrupt control register related to UARTi

When UARTi is used, the following interrupts can be used: UARTi transmission interrupt and UARTi reception interrupt. Each interrupt has its corresponding interrupt control register. However, in UART2, an interrupt for transmission and an interrupt for reception are controlled with the same register. Figure 8.2.15 shows the structure of interrupt control registers related to UARTi.

For details about interrupts, refer to chapter "4 Interrupts."

The UART2 transmission/reception interrupt and the A-D conversion interrupt share the same interrupt vector addresses and interrupt control register.

Switching between the A-D conversion interrupt and the UART2 transmission/reception interrupt is performed with bits 2 to 0 of the UART2 transmission/reception mode register. (Refer to **Figure 8.2.3.**)




Fig. 8.2.15 Structure of interrupt control registers related to UARTi

(1) Interrupt priority level selection bits (bits 2 to 0)

These bits are used to select the priority level of the UARTi transmission interrupt or UARTi reception interrupt. When using the UARTi transmission/reception interrupt, select one of priority levels 1 to 7. When a UARTi transmission/reception interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL) and the requested interrupt is enabled only when its priority level is higher than the IPL. (Note that this is applied when the interrupt disable flag (I) = "0.") When these bits are set to "0002" (level 0), the UARTi transmission/reception interrupt is disabled.

(2) Interrupt request bit (bit 3)

The UARTi transmission interrupt request bit is set to "1" when data is transferred from the UARTi transmission buffer register to the UARTi transmission register.

The UARTi reception interrupt request bit is set to "1" when data is transferred from the UARTi receive register to the UARTi receive buffer register. Note that these bits do not change when an overrun error occurs.

When each interrupt request is accepted, the corresponding interrupt request bit is automatically cleared to "0." Note that each bit can be set to "1" or cleared to "0" by software.

8.2 Block description

8.2.9 Ports P7 and P8 direction registers

I/O pins of UARTi are multiplexed with ports P7 and P8. When using the P74, P82 and P86 pins as serial data input pins (RxDi), set the corresponding bits of the ports P7 and P8 direction registers to "0" to set these ports for the input mode. When using the P72 pin as the CTS2 input pin, set bit 2 of the port P7 direction register to "0" to set this port for the input mode. When using the P73, P75, P80, P81, P83–P85, and P87 pins as UARTi's I/O pins (CTSi/RTSi, CLKi, TxDi), these pins are forcibly set as the UARTi's I/O pins, regardless of the ports P7 and P8 direction register's contents. Also, as for CLKS0 and CLKS1, refer to section "8.3.1 (4) Number of transfer clock output pins (UART0)." Figure 8.2.16 shows the relationship between the ports P7, P8 direction registers and UARTi's I/O pins.

Note that the functions of the UARTi's I/O pins can be switched by software. For details, refer to the description of each operating mode.




Fig. 8.2.16 Relationship between ports P7, P8 direction register and UARTi's I/O pins

Table 8.3.1 lists the performance overview in the clock synchronous serial I/O mode and Table 8.3.2 lists the functions of I/O pins in this mode.

Table 8.3.1 Performance overview in clock synchronous serial I/O mode

Item		Functions	
Transfer data format		Transfer data has a length of 8 bits.	
		LSB first or MSB first is selected by software.	
Transfer rate	When internal clock is selected	BRGi's output divided by 2	
	When external clock is selected	Maximum of 5 Mbps	
Transmit/Receive control		CTS function or RTS function is selected by software (Note).	

Note: The RTS function is not assigned for UART2.

Table 8.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection		
TxDi	Serial data output			
(P83, P87, P75)		(They output dummy data when only reception is performed.)		
RxDi	Serial data input	Ports P7 and P8 direction registers' corresponding bits ="0"		
(P82, P86, P74)		(They can be used as input ports when only transmission is		
		performed.)		
CLKi	Transfer clock output	Internal/External clock selection bit = "0"		
(P81, P85, P73)	Transfer clock input	Internal/External clock selection bit = "1"		
CTS ₀ /RTS ₀ (P8 ₀),	CTS input	CTS/RTS enable bit = "0"		
CTS ₁ /RTS ₁ (P84)		CTS/RTS function selection bit = "0"		
(Note 1)	RTS output	CTS/RTS enable bit = "0"		
		CTS/RTS function selection bit = "1"		
	Programmable I/O port	CTS/RTS enable bit = "1"		
CTS ₂ (P7 ₂)	CTS input	CTS enable bit = "0"		
	Programmable I/O port	CTS enable bit = "1"		

Port P7 direction register: Address 1116

Port P8 direction register: Address 1416

Internal/External clock selection bit: Bit 3 at addresses 3016, 3816, and 6416

CTS/RTS enable bit: Bit 4 at addresses 3416 and 3C16

CTS/RTS function selection bit: Bit 2 at addresses 3416 and 3C16

CTS enable bit: Bit 2 at address 6816

- * The TxDi pin outputs "H" level from when a UARTi's operating mode is selected until transfer starts. (The TxDi pin is in a floating state when N-channel open-drain output is selected.)
- # In UART0, multiple transfer clock output pins can be used. (Refer to Table 8.3.3.)

Notes 1: The RTS function is not assigned for UART2.

2: As for CLKS₀ and CLKS₁, refer to section "8.3.1 (4) Number of transfer clock output pins (UART₀)."

8.3 Clock synchronous serial I/O mode

8.3.1 Transfer clock (sync clock)

Data is transferred synchronously with the transfer clock. For the transfer clock, the following items can be specified:

- Whether to generate the transfer clock internally or to input it from the external.
- Polarity of a clock which is output from the CLKi pin (UART0, UART1)
- Number of transfer clock output pins (UART0).

Note that the transfer clock is generated while the transmit control circuit is operating. Therefore, <u>even when performing only reception</u>, set the transmit enable bit to "1" and <u>make the transmit control circuit operate</u> by setting dummy data into the UARTi transmission buffer register.

(1) How to generate transfer clock internally

A count source is selected with the BRG count source selection bits. The count source is divided in the BRGi, and then the BRGi's output is further divided by 2. (In this way, the transfer clock is generated.) This transfer clock is output from the CLKi pin.

[Setting for related registers]

- An internal clock is selected (bit 3 at addresses 3016, 3816, and 6416 = "0").
- The BRGi's count source is selected (bits 1 and 0 at addresses 3416, 3C16, and 6816).
- ◆ A value of "divide value 1" (= n: 0016 to FF16) is set into the BRGi (addresses 3116, 3916, and 6516).

Transfer clock's frequency = $\frac{fi}{2 (n+1)}$ fi: BRGi's count source frequency (f2, f16, f64, and f512)

- Transmission is enabled (bit 0 at addresses 3516, 3D16, and 6916 = "1").
- Data is set into the UARTi transmission buffer register (addresses 3216, 3A16, and 6616)

[Pin status]

- Transfer clock is output from the CLKi pin.
- Serial data is output from the TxDi pin. (Dummy data is output when only reception is performed.)

(2) How to input transfer clock from the external

A clock which is input from the CLKi pin is the transfer clock.

[Setting related registers]

- An external clock is selected (bit 3 at addresses 3016, 3816, and 6416 = "1").
- Transmission is enabled (bit 0 at addresses 3516, 3D16, and 6916 = "1").
- Data is set into the UARTi transmission buffer register (addresses 3216, 3A16, 6616).

[Pin status]

- Transfer clock is input from the CLKi pin.
- Serial data is output from the TxDi pin. (Dummy data is output when only reception is performed.)


(3) How to select polarity of transfer clock

The polarity of a clock which is output from the CLKi pin can be selected with the CLK polarity selection bit (UART0, UART1) as shown in Figure 8.3.1. The CLK polarity select bit is not implemented for UART2. The CLK2 pin outputs the transmit data at the fall of the transfer clock; this pin inputs the receive data at the rise of the transfer clock.

[Setting for related registers]

• The CLK polarity is selected (bit 6 at addresses 3416, 3C16).


■ When CLK polarity selection bit = "0."



* The transmit data is output to the TxDi pin at the falling edge of the transfer clock; the receive data is input from the RxDi pin at the rising edge of the transfer clock.

When not transferring, the CLKi pin's level is "H."

■ When CLK polarity selection bit = "1."



* The transmit data is output to the TxDi pin at the rising edge of the transfer clock; the receive data is input from the RxDi pin at the falling edge of the transfer clock.
When not transferring, the CLKi pin's level is "L."

Fig. 8.3.1 Polarity of transfer clock

(4) Number of transfer clock output pins (UART0)

Only in UART0, when an internal clock is selected, one pin can be selected as the transfer clock output pin from the following pins: CLK0, CLKS0 (in common with RxD0), and CLKS1 (in common with $\overline{\text{CTS}_0}/\overline{\text{RTS}_0}$).

By this selection, data can be transmitted to the maximum of three external receiving devices. (Refer to ① in **Table 8.3.4**). In this case, since the RxD0 and $\overline{CTS_0}/\overline{RTS_0}$ pins function as the transfer clock output pins (CLK0, CLKS1), the $\overline{CTS}/\overline{RTS}$ function and reception are disabled.

When only the CLK0 and CLKS0 pins are used as the transfer clock output pins, the P80 (CTS0/RTS0/CLKS1) pin can be used as a programmable I/O port. (Refer to ② in **Table 8.3.4.**)

Also, when the CLKo and CLKS1 pins are used as the transfer clock output pins and bit 2 of the port P8 direction register is set to "0," data can be received from the RxDo pin. (Refer to ③ in **Table 8.3.4.**)

[Setting for related registers]

- An internal clock is selected (bit 3 at address 3016 = "0").
- The CTS/RTS function is disabled (bit 4 at address 3416 = "1").
- Reception is disabled (bit 2 at address 3516 = "0"). (Refer to ① and ② in **Table 8.3.4.**)
- Number of transfer clock output pins is selected. (bits 5 and 4 at address 6E16; Refer to Table 8.3.3.)
- Conditions for "output when not transferring" (described later) are set.
 (CLKS0: bit 2 at address 1416 = "1":

CLKS1: bit 0 at address 1416 = "1," bit 0 at address 1216 = level at "output when not transferring")

[Pin status]

Refer to Table 8.3.3.

Table 8.3.3 Pin functions when one transfer clock output pin is selected

Transfe	er clock	Number of pins						
outpu	ıt pin	from which one		Functions				
selecti	on bits	transfer clock						
		output pin is	CTS ₀ /RTS ₀ /CLKS ₁	CLK ₀	RxD0/CLKS0	TxD0		
b5	b4	selected	(P80)	(P81)	(P82)	(P83)		
0	0	1	Programmable I/O port	Outputs transfer clock.	Programmable I/O port	Outputs		
0	1	Selectable	Programmable I/O port	Outputs transfer clock.	*	serial data.		
1	0		Programmable I/O port	Output when not transferring*	Outputs transfer clock.			
1	1]	Outputs transfer clock.	Output when not transferring*	*			

Output when not transferring*: When the CLK polarity selection bit (bit 6 at address 3416) = "0," the CLK0 pin outputs "H" level; when this bit = "1," the CLK0 pin outputs "L" level.

* When bit 2 at address 1416 (port P8 direction register) = "0," the RxD0/CLKS0 pin is in a floating state; when this bit = "1," the RxD0/CLKS0 pin do the processing of "output when not transferring."




Fig. 8.3.2 Connection example when one transfer clock output pin is selected from three pins

[Switching of transfer clock output pin]

When the transfer clock output pin is switched while transmission is enabled, follow the procedure described below. Transmission starts when step ③ is executed:

- ① Check whether the previous transfer is completed or not. (Refer to Figure 8.3.6.)
- ② If the previous transfer has been completed, change the contents of the transmit clock output pin selection bit.
- 3 Set the transmit data.

For usage examples, refer to section "17.2.2 Examples of transmission for several peripheral ICs (Clock synchronous serial I/O mode)."

Table 8.3.4 Number of channels for serial I/O transmission/reception for the case where multiple transfer clock output pins are used

Pin	Setting example			
PIII	①	2	3	
CTS ₀ /RTS ₀ /CLKS ₁ (P8 ₀)	Outputs transfer clock.	Programmable I/O port	Outputs transfer clock.	
CLK ₀ (P8 ₁)	Outputs transfer clock.	Outputs transfer clock.	Outputs transfer clock.	
RxD0/CLKS0 (P82)	Outputs transfer clock.	Outputs transfer clock.	Receives data.	
TxD0 (P83)	Transmits data.	Transmits data.	Transmits data.	
•Number of channels for serial I/O transmission/reception •Status of transmit clock output pin selection bits (b5, b4) 3 channels for transmission: CLKS1 TxD0 CLKO TxD0 (0, 1) CLKS0 TxD0 (1, 0)		2 channels for transmission $ \begin{cases} CLK_0 \\ TxD_0 \end{cases} $ $ \begin{cases} CLKS_0 \\ TxD_0 \end{cases} $ (1, 0)	1 channel for transmission CLKS1 (1, 1) TxD0 1 channel for transmission/reception CLK0 RxD0 (0, 1) TxD0	

Note: Set bit 2 at address 1416 (port P8 direction register) to "0."

8.3.2 Transfer data format

LSB-first or MSB-first can be selected (UART0, UART1). Table 8.3.5 lists the relationship between the transfer data format and the way to write/read to and from the UARTi transmission/receive buffer register. By setting the transfer format selection bit (bit 7 at addresses 3416, 3C16), transfer data format can be selected.

When this bit is cleared to "0," the set data is written to the UARTi transmission buffer register as the transmit data. Similarly, the data in the UARTi receive buffer register is read out as the receive data. (Refer to **the upper row in Table 8.3.5.**)

When this bit is set to "1," each bit's position of the set data is reversed, and then this data is written to the UARTi transmission buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and then this data is read out as the receive data. (Refer to **the lower row in Table 8.3.5.**)

Note that only the way to write/read to and from the UARTi transmission/receive buffer register is affected by the transfer data format. The transmit/receive operation is unaffected.

The transfer data format for UART2 is fixed to "LSB-first."

Table 8.3.5 Relationship between transfer data format and way to write/read to and from UARTi transmission/receive buffer register

transmission/receive buffer register					
Transfer format selection bit	Transfer data format		is written to UARTi ion buffer register	When data is read from UARTi receive buffer register	
0	LSB (Least Significant Bit) first	Data bus DB7 — DB6 — DB5 — DB4 — DB3 — DB2 — DB1 — DB0 —	UARTi transmission buffer register D7 D6 D5 D4 D3 D2 D1 D1	Data bus DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	UARTi receive buffer register D7 D6 D5 D4 D3 D2 D1 D0
1	MSB (Most Significant Bit) first	Data bus DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	D7 D6 D5 D4 D3 D2 D1 D0	Data bus DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	UARTi receive buffer register D7 D6 D5 D4 D3 D2 D1 D0

8.3.3 Method of transmission

Figures 8.3.3 and 8.3.4 show initial setting examples for related registers when transmitting. Transmission is started when all of the following conditions (1 to 3) are satisfied. When an external clock is selected, satisfy conditions 1 to 3 with the following preconditions satisfied.

[Preconditions for UART0 and UART1]

- The CLKi pin's input is at "H" level. (When an external clock is selected and the CLK polarity selection bit = "0.")
- The CLKi pin's input is at "L" level.
 (When an external clock is selected and the CLK polarity selection bit = "1.")

Note: When an internal clock is selected, the above preconditions are ignored.

[Preconditions for UART2]

The CLKi pin's input is at "H" level.
 (When an external clock is selected)

Note: When an internal clock is selected, the above precondition is ignored.

- ① Transmit enable state (transmit enable bit = "1")
- ② Transmit data is present in the UARTi transmission buffer register (transmission buffer empty flag = "0").
- ③ The CTSi pin's input is at "L" level (when the CTS function is selected)

Note: When the CTS function is not selected or in UART2, this condition is ignored.

By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and that of reception can be matched (UARTO, UART1). For details, refer to section "8.3.6 Receive operation." When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. Interrupts."

Figure 8.3.5 shows how to write data after transmission is started and Figure 8.3.6 shows how to detect the transmit completion.




Fig. 8.3.3 Initial setting example for related registers when transmitting (1)




Fig. 8.3.4 Initial setting example for related registers when transmitting (2)




Fig. 8.3.5 How to write data after transmission is started




Fig. 8.3.6 How to detect of transmit completion

8.3 Clock synchronous serial I/O mode

8.3.4 Transmit operation

When the transmit conditions described in section "8.3.3 Method of transmission" are satisfied while an internal clock is selected, the transfer clock is generated. And then, the following operations are automatically performed after one cycle of the transfer clock has passed.

When the transmit conditions are satisfied and the external clock is input to the CLKi pin while the external clock is selected, the following operations are automatically performed.

- The UARTi transmission buffer register's contents is transferred to the UARTi transmission register.
- The transmission buffer empty flag is set to "1."
- The transmission register empty flag is cleared to "0."
- A UARTi transmission interrupt request occurs and the interrupt request bit is set to "1."
- Eight transfer clocks are generated (when an internal clock is selected).

The transmit operation is described below.

- ① Data in the UARTi transmission register is transmitted from the TxDi pin synchronously with the valid edge* of the CLKi pin's clock.
- 2 This data is transmitted bit by bit sequentially beginning with the least significant bit (LSB).
- 3 When one byte of data has been transmitted, the transmission register empty flag is set to "1." This indicates the completion of transmission.

Valid edge*: In UART0 and UART1, this means the falling edge when the CLK polarity selection bit = "0" and the rising edge when the CLK polarity selection bit = "1"; in UART2, this means the rising edge.

Figure 8.3.7 shows the transmit operation.

When an internal clock is selected, if the transmit conditions for the next data are satisfied at completion of transmission, the next transfer clock is generated immediately. Accordingly, when performing transmission in succession, set the next transmit data to the UARTi transmission buffer register during transmission (when the transmission register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the transfer clock stops at "H" level when the CLK polarity selection bit = "0," and it stops at "L" level when the CLK polarity selection bit = "1."

Figure 8.3.8 shows an example of transmit timing (when an internal clock and the CTS function are selected).

4




Fig. 8.3.7 Transmit operation




Fig. 8.3.8 Example of transmit timing (when internal clock and CTS function are selected)




Fig. 8.3.9 Example of transmit timing (when internal clock is selected and CTS function is not selected)

8.3.5 Method of reception

Figures 8.3.10 and 8.3.11 show initial setting examples for related registers when receiving. Reception is started when all of the following conditions (① to ③) are satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following preconditions satisfied.

[Preconditions for UART0 and UART1]

- The CLKi pin's input is at "H" level. (When an external clock is selected and the CLK polarity selection bit = "0.")
- The CLKi pin's input is at "L" level.
 (When an external clock is selected and the CLK polarity selection bit = "1.")

Note: When an internal clock is selected, the above preconditions are ignored.

[Preconditions for UART2]

The CLKi pin's input is at "H" level.
 (When an external clock is selected)

Note: When an internal clock is selected, the above precondition is ignored.

- ① Receive enable state (receive enable bit = "1")
- ② Transmit enable state (transmit enable bit = "1")
- 3 Dummy data is present in the UARTi transmission buffer register (transmission buffer empty flag = "0").

By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and that of reception can be matched (UARTO, UART1). For details, refer to section "8.3.6 Receive operation." When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. Interrupts."

Figure 8.3.12 shows the processing after reception is completed.






Fig. 8.3.10 Initial setting example for related registers when receiving (1)




Fig. 8.3.11 Initial setting example for related registers when receiving (2)




Fig. 8.3.12 Processing after reception is completed

8.3.6 Receive operation

When the receive conditions described in section "8.3.5 Method of reception" are satisfied while an internal clock is selected, the transfer clock is generated. And then, the receive is started after one cycle of the transfer clock has passed.

When the receive conditions are satisfied while the external clock is selected, UARTi is in the reception enabled state. Then, the external clock is input to the CLKi pin and reception is started.

In UART0 and UART1, when the RTS function is selected with an external clock selected, the RTSi pin's output level is "L," and the microcomputer informs the transmitter side that reception is enabled. When reception is started, the RTSi pin's output level is "H." Accordingly, by connecting the RTSi pin to the CTSi pin of the transmitter side, the timing of transmission and that of reception can be matched.

When an internal clock is selected, do not use the \overline{RTS} function because the \overline{RTS} output is undefined. Figure 8.3.13 shows a connection example.

The RTS output function is not assigned for UART2.

The receive operation is described below.

- ① The signal which is input from the RxDi pin is taken in the most significant bit of the UARTi receive register synchronously with the valid edge* of the clock which is output from the CLKi pin or input to the CLKi pin.
- 2 The contents of the UARTi receive register is shifted by 1 bit to the right.
- ③ Operations ① and ② are repeated at each valid edge of the clock which is output from the CLKi pin or input to the CLKi pin.
- When one byte of data is prepared in the UARTi receive register, the contents of this register is transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with ④, the receive completion flag is set to "1." At this time, a receive interrupt request occurs, and then an interrupt request bit is set to "1."

Valid edge*: In UART0 and UART1, this means the rising edge when the CLK polarity selection bit = "0" and the falling edge when the CLK polarity selection bit = "1"; in UART2, this means the rising edge.

The receive completion flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out. The RTSi pin continues to output "H" level until the receive conditions are next satisfied (when the RTS function is selected). Figure 8.3.14 shows the receive operation and Figure 8.3.15 shows an example of receive timing (when an external clock is selected).

When the contents of the UARTi receive buffer register is read out with the transfer format selection bit = "1" (MSB first), each bit's position of this register's contents is reversed and the resultant data is read out (UARTO, UART1).




Fig. 8.3.13 Connection example




Fig. 8.3.14 Receive operation




Fig. 8.3.15 Example of receive timing (when external clock is selected)

8.3 Clock synchronous serial I/O mode

8.3.7 Processing when an overrun error is detected

In the clock synchronous serial I/O mode, an overrun error can be detected.

An overrun error occurs when the next data is prepared in the UARTi receive register with the receive completion flag = "1" (in other words, data is present in the UARTi receive buffer register), and then the next data is transferred to the receive buffer register. In other words, when the next data is prepared before the contents of the UARTi receive buffer register is read out, an overrun error occurs. When an overrun error occurs, the next data is written into the UARTi receive buffer register. At this time, the UARTi receive interrupt request bit does not change.

An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register. At this time, the overrun error flag is set to "1." The overrun error flag is cleared to "0" when the serial I/O mode selection bits are cleared to "0002" or when the receive enable bit is cleared to "0."

When an overrun error occurs during reception, initialize the overrun error flag and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform transmission owing to an overrun error which occurs in the receiver side, set the UARTi transmission buffer register again, and then starts transmission again.

The method of initializing the UARTi receive buffer register and that of setting the UARTi transmission buffer register again are described below.

(1) Method of Initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0." (Reception is disabled.)
- 2 Set the receive enable bit to "1" again. (Reception is enabled.)

(2) Method of setting UARTi transmission buffer register again

- ① Clear the serial I/O mode selection bits to "0002." (Serial I/O is ignored.)
- 2 Set the serial I/O mode selection bits to "0012" again.
- ③ Set the transmit enable bit to "1." (Transmission is enabled.) And set the transmit data to the UARTi transmission buffer register.

8.3.8 Precautions for clock synchronous serial I/O

- 1. The transfer clock is generated by the operation of the transmit control circuit. Accordingly, even when performing only reception, the transmit operation (setting for transmission) must be performed. In this case, dummy data is output from the TxDi pin to the external.
- 2. When an internal clock is selected during reception, the transfer clock is generated if the following conditions are satisfied:
 - •The transmit enable bit is set to "1." (Transmission is enabled.)
 - •Dummy data is set to the UARTi transmission buffer register.

When an external clock is selected during reception, the transfer clock is generated if the following conditions are satisfied:

- •The transmit enable bit is set to "1."
- •A clock is input to the CLKi pin after dummy data is set to the UARTi transmission buffer register.
- 3. When an external clock is selected, make sure that the following conditions are satisfied with the CLKi pin's input level = "H" if the CLK polarity selection bit = "0" or with the CLKi pin's input level = "L" if the CLK polarity selection bit = "1":

[At transmitting]

- ① Set the transmit enable bit to "1."
- 2 Write the transmit data to the UARTi transmission buffer register.
- ③ Input "L" level to the CTSi pin (when CTS function is selected).

[At receiving]

- ① Set the receive enable bit to "1."
- 2 Set the transmit enable bit to "1."
- 3 Write dummy data to the UARTi transmission buffer register.
- 4. When receiving data in succession, set dummy data to the low-order byte of the UARTi transmission buffer register each time when 1-byte data is received.
- 5. For performing the transmission and the reception simultaneously, UART2 does not distinguish the transmission interrupt from the reception interrupt. The UART2 transmission/reception interrupt request occurs when either interrupt request occurs. Accordingly, in the system which performs the transmission and reception simultaneously for UART2, not use the UART2 transmission/reception interrupt but use the method of poling the transmission buffer empty flag and the receive completion flag by software.

8.4 Clock asynchronous serial I/O (UART) mode

8.4 Clock asynchronous serial I/O (UART) mode

Table 8.4.1 lists the performance overview in the UART mode and Table 8.4.2 lists the functions of I/O pins in this mode.

Table 8.4.1 Performance overview in UART mode

Item		Functions
Transfer	Start bit	1 bit
data format	Character bit (Transfer data)	7 bits, 8 bits, or 9 bits
	Parity bit	0 bit or 1 bit (Odd or Even can be selected.)
	Stop bit	1 bit or 2 bits
Transfer rate	When internal clock is selected	BRGi's output divided by 16 (Maximum of 781.25 kbps
		(Note))
	When external clock is selected	Maximum of 312.5 kbps
Error detection		4 types (Overrun, Framing, Parity, and Summing)
		Presence of error can be detected only by checking error sum flag.

Note: This is applied when the system clock selection bit (bit 3 at address 6C₁₆) = "0" and the system clock frequency = 25 MHz (f(f2) = 12.5 MHz). (For details, refer to chapter "14. CLOCK GENERATING CIRCUIT."

Table 8.4.2 Functions of I/O pins in UART mode

Pin name	Functions	Method of selection	
TxDi	Serial data output		
(P83, P87, P75)		(They cannot be used as programmable I/O ports.)	
RxDi	Serial data input	Ports P7 and P8 direction register's corresponding bit = "0"	
(P82, P86, P74)		(They can be used as input ports when only transmission is performed.)	
CLKi	Programmable I/O port	Internal/External clock selection bit = "0"	
(P81, P85, P73)	BRGi count source input	Internal/External clock selection bit = "1"	
CTSi/RTSi (Note)	CTS input	CTS/RTS enable bit = "0"	
(P80, P84)		CTS/RTS function selection bit = "0"	
	RTS output	CTS/RTS enable bit = "0"	
		CTS/RTS function selection bit = "1"	
	Programmable I/O port	CTS/RTS enable bit = "1"	
CTS ₂ (P7 ₂)	CTS input	CTS enable bit = "0"	
	Programmable I/O port	CTS enable bit = "1"	

Port P7 direction register: Address 1116 Port P8 direction register: Address 1416

Internal/External clock selection bit: Bit 3 at addresses 3016, 3816, and 6416

CTS/RTS enable bit: Bit 4 at addresses 3416 and 3C16

CTS/RTS function selection bit: Bit 2 at addresses 3416 and 3C16

CTS enable bit: Bit 2 at addresses 6816

* The TxDi pin outputs "H" level while not transmitting after a UARTi's operating mode is selected.

(The TxDi pin is in a floating state when N-channel open-drain output is selected.)

Note: The RTSi output function is not assigned for UART2.

8.4.1 Transfer rate (Baud rate: transfer clock frequency)

The transfer rate is determined by BRGi (addresses 3116, 3916, and 6516).

When a value of "n" is set in BRGi (n = 0016 to FF16), the count source is divided by (n + 1) in the BRGi, and then the BRGi's output is further divided by 16. (In this way, the transfer clock is generated.) Accordingly, assuming that the baud rate is B (bps), "n" is expressed by the following formula.

$$n = \frac{F}{16 \times B} - 1$$
 F: BRGi's count source frequency

An internal clock or an external clock can be selected as the BRGi's count source by specifying the internal/external clock selection bit (bit 3 at addresses 3016, 3816, and 6416). When an internal clock is selected, the clock selected by the BRG count source selection bits (bits 1 and 0 at addresses 3416, 3C16, and 6816) is the BRGi's count source. When an external clock is selected, the clock which is input to the CLKi pin is the BRGi's count source.

Tables 8.4.3 to 8.4.5 list examples of baud rate setting. Be sure to set the same baud rate for both transmitter and receiver sides.

8.4 Clock asynchronous serial I/O (UART) mode

Table 8.4.3 Example of baud rate setting (1)

Baud rate	BRGi's	System clock: 14.7456 MHz		System clock: 19.6608 MHz	
(bps)	countsource	BRGi's set value: n	Actual time (bps)	BRGi's set value: n	Actual time (bps)
300	f16	191 (BF ₁₆)	300.00	255 (FF16)	300.00
600	f16	95 (5F16)	600.00	127 (7F ₁₆)	600.00
1200	f16	47 (2F16)	1200.00	63 (3F ₁₆)	1200.00
2400	f2	191 (BF ₁₆)	2400.00	255 (FF16)	2400.00
4800	f2	95 (5F16)	4800.00	127 (7F ₁₆)	4800.00
9600	f2	47 (2F16)	9600.00	63 (3F ₁₆)	9600.00
19200	f2	23 (1716)	19200.00	31 (1F ₁₆)	19200.00
38400	f2	11 (0B ₁₆)	38400.00	15 (F16)	38400.00
57600	f2	7 (0716)	57600.00		
115200	f2	3 (0316)	115200.00		

System clock, and clocks f2, f16: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0." For details, refer to chapter "14. CLOCK GENERATING CIRCUIT."

Table 8.4.4 Example of baud rate setting (2)

			• •		
Baud rate	BRGi's	System clock:	: 24.576 MHz	System clock: 25 MHz	
(bps)	countsource	BRGi's set value: n	Actual time (bps)	BRGi's set value: n	Actual time (bps)
300	f64	79 (4F16)	300.00	80 (5016)	301.41
600	f16	159 (9F16)	600.00	162 (A216)	599.12
1200	f16	79 (4F16)	1200.00	80 (5016)	1205.63
2400	f16	39 (2716)	2400.00	40 (2816)	2381.86
4800	f2	159 (9F16)	4800.00	162 (A216)	4792.94
9600	f2	79 (4F16)	9600.00	80 (5016)	9645.06
14400	f2	52 (3416)	14490.57	53 (3516)	14467.59
19200	f2	39 (2716)	19200.00	40 (2816)	19054.88
31250	f2			24 (1816)	31250.00

System clock, and clocks f2, f16, f64: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0."

For details, refer to chapter "14. CLOCK GENERATING CIRCUIT."

Table 8.4.5 Example of baud rate setting (3)

Baud rate	BRGi's	System clock: 11.0592 MHz		System clock: 12 MHz	
(bps)	countsource	BRGi's set value: n	Actual time (bps)	BRGi's set value: n	Actual time (bps)
300	f16	143 (8F ₁₆)	300.00	155 (9B16)	300.48
600	f16	71 (4716)	600.00	77 (4D16)	600.96
1200	f16	35 (2316)	1200.00	38 (2616)	1201.92
2400	f2	143 (8F ₁₆)	2400.00	155 (9B ₁₆)	2403.85
4800	f2	71 (4716)	4800.00	77 (4D16)	4807.69
9600	f2	35 (2316)	9600.00	38 (2616)	9615.38
14400	f2	24 (1816)	14400.00	26 (1A ₁₆)	14423.08
19200	f2	17 (1116)	19200.00		
28800	f2	12 (0C16)	28800.00	13 (0D16)	28846.15
31250	f2			11 (0B16)	31250.00

System clock, and clocks f2, f16: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: This is applied when the system clock selection bit (bit 3 at address 6C16) = "0."

For details, refer to chapter "14. CLOCK GENERATING CIRCUIT."

8.4.2 Transfer data format

The transfer data format can be selected from three formats shown in Figure 8.4.1. By setting bits 6 to 4 at addresses 3016, 3816 and 6416, the transfer data format can be selected. (Refer to **Figures 8.2.2 and 8.2.3.**) Be sure to set the same transfer data format for both transmitter and receiver sides.

Figure 8.4.2 shows an example of transfer data format. Table 8.4.6 lists each bit in transmit data.




Fig. 8.4.1 Transfer data format

8.4 Clock asynchronous serial I/O (UART) mode




Fig. 8.4.2 Example of transfer data format

Table 8.4.6 Each bit in transmit data

Name	Functions		
ST	"L" signal equivalent to 1 character bit which is added immediately before the		
Start bit	character bits. It indicates start of data transmission.		
DATA	Transmit data which is set in the UARTi transmission buffer register.		
Character bit			
PAR	A signal which is added immediately after the character bits in order to improve		
Parity bit	data reliability. The level of this signal changes depending on odd/even parity		
	selection in such a way that the sum of "1"s in bits (this bit and character bits) is		
	always an odd or even number.		
SP	"H" level signal equivalent to 1 or 2 character bits which is added immediately after		
Stop bit	the character bits (or parity bit when parity is enabled). It indicates end of data		
	transmission.		

8.4.3 Method of transmission

Figure 8.4.3 shows an initial setting example for related registers when transmitting.

The difference derived by selection of transfer data length (7 bits, 8 bits, or 9 bits) is only that data is transmitted in different lengths. When a 7/8-bit data length is selected, set the transmit data in the low-order byte of the UARTi transmission buffer register; when a 9-bit data length is selected, set the transmit data in the low-order byte and bit 0 of the high-order byte.

Transmission is started when the following conditions (1) to 3) are satisfied:

- ① Transmit enable state (transmit enable bit = "1")
- 2 Transmit data is present in the UARTi transmission buffer register (transmission buffer empty flag = "0")
- The CTSi pin's input is at "L" level (when the CTS function is selected)
 Note: When the CTS function is not selected or in UART2, this condition is ignored.

By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and that of reception can be matched (UARTO, UART1). For details, refer to section "8.4.6 Receive operation." When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. Interrupts." Figure 8.4.4 shows how to write data after transmission is started and Figure 8.4.5 shows how to detect the transmit completion.




Fig. 8.4.3 Initial setting example for related registers when transmitting




Fig. 8.4.4 How to write data after transmission is started




Fig. 8.4.5 How to detect transmit completion

8.4.4 Transmit operation

When the transmit conditions described in section "8.4.3 Method of transmission" are satisfied, the transfer clock is generated and the following operations are automatically performed after one cycle of the transfer clock has passed.

- The UARTi transmission buffer register's contents is transferred to the UARTi transmission register.
- The transmission buffer empty flag is set to "1."
- The transmission register empty flag is cleared to "0."
- A UARTi transmission interrupt request occurs and the interrupt request bit is set to "1."

The transmit operation is described below.

- ① Data in the UARTi transmission register is transmitted from the TxDi pin.
- ② This data is transmitted bit by bit sequentially in order of ST \rightarrow DATA (LSB) \rightarrow ••• \rightarrow DATA (MSB) \rightarrow PAR \rightarrow SP according to the transfer data format.
- ③ In the middle of the stop bit (the second stop bit when two stop bits are selected), the transmission register empty flag is set to "1." This indicates completion of transmission. Also, whether the transmit conditions for the next data are satisfied or not is checked.

When the transmit conditions for the next data are satisfied at completion of transmission in operation ③, a start bit is generated following the stop bit and the next data is transmitted. When performing transmission in succession, set the next transmit data in the UARTi transmission buffer register during transmission (when transmission register empty flag = "0").

When the transmit conditions for the next data are not satisfied, the TXDi pin outputs "H" level and the transfer clock is stopped.

Figure 8.4.6 shows an example of transmit timing when the transfer data length has a 8 bits. Figure 8.4.7 shows an example of transmit timing when the transfer data length has a 9 bits.

SEIRAL I/O

8.4 Clock asynchronous serial I/O (UART) mode




Fig. 8.4.6 Example of transmit timing when data is transferred in 8 bits (When parity is enabled, one stop bit, and CTS function is not selected)




Fig. 8.4.7 Example of transmit timing when data is transferred in 9 bits (When parity is disabled and two stop bits)




Fig. 8.4.8 Example of transmit timing when data is transferred in 8 bits (When parity is enabled, one stop bit, and CTS function is selected)

8.4.5 Method of reception

Figure 8.4.9 shows an initial setting example for related registers when receiving. Reception is started when the following conditions (1) and 2) are satisfied.

- ① Receive enable state (receive enable bit = "1").
- 2 The start bit is detected.

By connecting the RTSi pin (receiver side) and CTSi pin (transmitter side), the timing of transmission and that of reception can be matched (UARTO, UART1). For details, refer to section "8.4.6 Receive operation." When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. Interrupts." Figure 8.4.10 shows the processing after reception is completed.






Fig. 8.4.9 Initial setting example for related registers when receiving




Fig. 8.4.10 Processing after reception is completed

8.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the receive enable state. And then, the transfer clock is generated when ST is detected, and reception is started.

When the RTS function is selected (UART0, UART1), the RTSi pin's output level becomes "L" if the UARTi enters the receive enable state and the microcomputer informs the transmitter side that reception is enabled. When reception is started, the RTSi pin's output level becomes "H." Accordingly, by connecting the RTSi pin (receiver side) and the CTSi pin (transmitter side), the timing of transmission and that of reception can be matched. Figure 8.4.11 shows an connection example.

The receive operation is described below.

- ① The signal which is input from the RxDi pin is taken in the most significant bit of the UARTi receive register synchronously with the transfer clock's rising edge.
- ② The contents of UARTi receive register is shifted by 1 bit to the right.
- 3 Operations 1 and 2 are repeated at each transfer clock's rising edge.
- When a set of data is prepared, in other words, when shifted several times depending on the specified data format, the UARTi receive register's contents is transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with ④, the receive completion flag is set to "1." Furthermore, a UARTi receive interrupt request occurs and the interrupt request bit is set to "1."

The receive completion flag is cleared to "0" when the low-order of the UARTi receive buffer register is read out. The RTSi pin's output level becomes "L" simultaneously with (5) (when RTS function is selected). Figure 8.4.12 shows an example of receive timing when transfer data has a length of 8 bits.




Fig. 8.4.11 Connection example




Fig. 8.4.12 Example of receive timing when data is transferred in 8 bits (When parity is disabled and one stop bit)

8.4.7 Processing when error is detected

Errors listed below can be detected in the UART mode:

Overrun error

An overrun error occurs when the next data is prepared in the UARTi receive register with the receive completion flag = "1" (in other words, data is present in the UARTi receive buffer register), and then the next data is transferred to the UARTi receive buffer register. In other words, when the next data is prepared before the contents of the UARTi receive buffer register is read out. When an overrun error occurs, the next receive data is written into the UARTi receive buffer register. At this time, the UARTi receive interrupt request bit is not set to "1."

• Framing error

A framing error occurs when the number of detected stop bits does not match the number which is set. (The UARTi interrupt request bit is set to "1.")

Parity error

A parity error occurs when the sum of "1"s in the parity bit and character bits does not match the number which is set. (The UARTi interrupt request bit is set to "1.")

Each error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the corresponding error flag is set to "1." Furthermore, when any of the above errors occurs, the error sum flag is set to "1." Accordingly, the error sum flag informs whether any error has occurred or not.

Error flags are cleared to "0" when the serial I/O mode selection bits are cleared to "0002" or when the receive enable bit is cleared to "0." (When all of the overrun, framing, and parity error flags are cleared to "0," the error sum flag is cleared to "0.") Note also that the framing and parity error flags are cleared to "0" when the low-order byte of the UARTi receive buffer register is read out.

When an error occurs during reception, initialize the error flags and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform transmission again owing to an error which occurs in the receiver side, set the UARTi transmission buffer register again, and then starts transmission again.

The method of initializing the UARTi receive buffer register and that of setting the UARTi transmission buffer register again are described below.

(1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0." (Reception is disabled.)
- ② Set the receive enable bit to "1" again. (Reception is enabled.)

(2) Method of setting UARTi transmission buffer register again

- ① Clear the serial I/O mode selection bits to "0002." (Serial I/O is ignored.)
- 2 Set the serial I/O mode selection bits again.
- ③ Set the transmit enable bit to "1." (Transmission is enabled.) And set the transmit data to the UARTi transmission buffer register.

8.4.8 Precautions for UART

For performing the transmission and the reception simultaneously, UART2 does not distinguish the transmission interrupt from the reception interrupt. The UART2 transmission/reception interrupt request occurs when either interrupt request occurs. Accordingly, in the system which performs the transmission and reception simultaneously for UART2, not use the UART2 transmission/reception interrupt but use the method of poling the transmission buffer empty flag and the receive completion flag by software.

SERIAL I/O

8.4 Clock asynchronous serial I/O (UART) mode

8.4.9 Sleep mode (UART0 and UART1)

This mode is used when data is transferred between the master microcomputer and one slave microcomputer, which is selected from multiple slave microcomputers connected to the master microcomputer using UARTi. The sleep mode is selected when the sleep selection bit (bit 7 at addresses 3016 and 3816) is set to "1" at receiving.

In the sleep mode, the receive operation is performed when the MSB (D8 when the transfer data has a length of 9 bits; D7 when the transfer data has a length of 8 bits; D6 when the transfer data has a length of 7 bits) of the receive data = "1." The receive operation is not performed when the MSB = "0." (The UARTi receive register's contents is not transferred to the UARTi receive buffer register. The receive completion flag and error flags do not change and a UARTi receive interrupt request does not occur, also.)

A usage example of the sleep mode when the transfer data has a length of 8 bits is described below.

- ① Set the same transfer data format for the master and slave microcomputers. Select the sleep mode for the slave microcomputer.
- ② Transmit the data, which has "1" in bit 7 and the address of the slave microcomputer to be communicated in bits 6 to 0, from the master microcomputer to all slave microcomputers.
- ③ All slave microcomputers receive data in operation ②. (At this time, a UARTi receive interrupt request occurs.)
- For all slave microcomputers, check in the interrupt routine whether bits 6 to 0 in the receive data match
 their own addresses.
- ⑤ For the slave microcomputer whose address matches bits 6 to 0 in the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)
 - By performing operations ② to ⑤, "the slave microcomputer which performs transmission" can be specified.
- © Transmit the data, which has "0" in bit 7, from the master microcomputer. (Only the microcomputer selected by operations ② to ⑤ receives this data. The other microcomputers do not receive this data.)
- ② By repeating operation ⑤, data is transferred between two specific microcomputers in succession. Also, by performing operations ② to ⑤, another slave microcomputer can be specified.




Fig. 8.4.13 Sleep mode

CHAPTER 9

A-D CONVERTER

- 9.1 Overview
- 9.2 Block description
- 9.3 A-D conversion method
- 9.4 Absolute accuracy and Differential non-linearity error
- 9.5 One-shot mode
- 9.6 Repeat mode
- 9.7 Single sweep mode
- 9.8 Repeat sweep mode
- 9.9 Precautions for A-D converter

9.1 Overview

The A-D converter is described below.

For this A-D converter, 8-bit resolution or 10-bit resolution can be selected. It's conversion method is the successive approximation method and has 8 analog input pins.

9.1 Overview

The performance overview is listed in Table 9.1.1.

Table 9.1.1 Performance overview

Item	Performance
A-D conversion method	Successive approximation method
Resolution	8/10 bits can be selected by software
Absolute accuracy	8-bit resolution: ±2 LSB
	10-bit resolution: ±3 LSB
Analog input pin	8 pins (ANo to AN7)
Conversion rate per analog input pin	8-bit resolution: 49 φAD* cycles
	10-bit resolution: 59 pad* cycles

 ϕ AD*: A-D converter's operating clock

The A-D convertor has the following four operation modes.

■ One-shot mode

A-D conversion is once performed for the input voltage of one analog input pin.

■ Repeat mode

A-D conversion is repeatedly performed for the input voltage of one analog input pin.

■ Single sweep mode

A-D conversion is performed for the input voltage of multiple analog input pins, one at a time.

■ Repeat sweep mode

A-D conversion is repeatedly performed for the input voltage of multiple analog input pins.

9.2 Block description

Figure 9.2.1 shows the block diagram of the A-D converter. Registers related to the A-D converter are described below.




Fig. 9.2.1 Block diagram of A-D converter

9.2 Block description

9.2.1 A-D control register 0

Figure 9.2.2 shows the structure of A-D control register 0. A-D operation mode selection bits select an operation mode of A-D converter. The other bits are described below.




Fig. 9.2.2 Structure of A-D control register 0

(1) Analog input selection bits (bits 2 to 0)

These bits are used to select an analog input pin in the one-shot and repeat modes. (Refer to section "9.2.5 Port P7 direction register.")

When switching the operating mode to the one-shot or repeat mode after A-D conversion is once performed in the single sweep or repeat sweep mode, set these bits again.

9.2 Block description

(2) Trigger selection bit (bit 5)

This bit selects a trigger occurrence source. (Refer to "(3) A-D conversion start flag.")

(3) A-D conversion start flag (bit 6)

When internal trigger is selected

When this bit is set to "1," a trigger occurs, and then the A-D converter starts operating. When this bit is cleared to "0," the A-D converter stops operating.

In the one-shot or single sweep mode, this bit is cleared to "0" after A-D conversion is completed. In the repeat or repeat sweep mode, the A-D converter continues operating until this bit is cleared to "0" by software.

When external trigger is selected

If the ADTRG pin level goes from "H" to "L" when this bit = "1," a trigger occurs, and then the A-D converter starts operating. The A-D converter stops operating when this bit is cleared to "0." In the one-shot or single sweep mode, this bit remains set to "1" even after A-D conversion is completed. In the repeat or repeat sweep mode, the A-D converter continues operating until this bit is cleared to "0" by software.

(4) A-D conversion frequency (ϕ AD) selection flag (bit 7)

Conversion time varies according to the A-D converter's operating clock (ϕ AD) selected by this bit as listed in Table 9.2.1. Since the A-D converter's comparator consists of capacity coupling amplifiers, keep that ϕ AD \geq 250 kHz during A-D conversion.

Table 9.2.1 Conversion time per one analog input pin (Unit: μ s)

	<u> </u>	,		
A-D conversion frequency	y (ϕ AD) selection flag		0	1
ϕ AD			f2 divided by 4	f ₂ divided by 2
Conversion time	Resolution: 8 bits		15.68	7.84
•System clock = 25 MHz (Note)	Resolution: 10 bits		18.88	9.44

Note: This is applied when the following conditions are satisfied;

- •f(XIN) = 25 MHz
- •The main clock is selected as the system clock.
- •Main clock divided by 2 is available.

9.2 Block description

9.2.2 A-D control register 1

Figure 9.2.3 shows the structure of A-D control register 1.




Fig. 9.2.3 Structure of A-D control register 1

(1) A-D sweep pin selection bits (bits 1 and 0)

These bits are used to select analog input pins in the single sweep and repeat sweep modes. Refer to section "9.2.5 Port P7 direction register."

(2) VREF connection selection bit (bit 5)

This bit is used to disconnect the A-D converter's resistor ladder network from the reference voltage input pin (VREF) when not using the A-D converter.

When pin VREF is disconnected from the resistor ladder network, no current flows from pin VREF to the resistor ladder network.

9.2.3 A-D register i (i = 0 to 7)

Figure 9.2.4 shows the structure of A-D register i. When A-D conversion is completed, the conversion result (in other words, the contents of the successive approximation register) is stored into this register. Each A-D register i corresponds to an analog input pin (ANi), one for one. Table 9.2.2 lists the correspondence of an analog input pin to A-D register i.




Fig. 9.2.4 Structure of A-D register i

Table 9.2.2 Correspondence of analog input pin and A-D register i

Analog input pin	A-D register i where conversion result is stored
Pin ANo	A-D register 0
Pin AN1	A-D register 1
Pin AN2	A-D register 2
Pin AN3	A-D register 3
Pin AN4	A-D register 4
Pin AN5	A-D register 5
Pin AN6	A-D register 6
Pin AN7	A-D register 7

9.2 Block description

9.2.4 A-D/UART2 trans./rece. interrupt control register

Figure. 9.2.5 shows the structure of the A-D/UART2 trans./rece. control register.

The A-D conversion interrupt and UART2 transmission/reception interrupt share the same interrupt control register and interrupt vector addresses.

When UART2 is selected, the A-D/UART2 trans./rece. interrupt control register functions as an register which control the UART2 transmission/reception interrupt. At this time, the A-D conversion interrupt cannot be used.

For details on interrupts, refer to chapter "4. INTERRUPTS." For details on UART2, refer to chapter "8. SERIAL I/O."

The case where this register is used as the A-D conversion interrupt control register is described below.




Fig. 9.2.5 Structure of A-D/UART2 trans./rece. interrupt control register

9.2 Block description

(1) Interrupt priority level selection bits (bits 2 to 0)

These bits select an A-D conversion interrupt's priority level. When using A-D conversion interrupts, select one priority level from levels 1 to 7. If an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), and the requested interrupt is enabled only when its priority level is higher than the IPL. (Note that this is applied to the case where the interrupt disable flag (I) = "0.") When disabling A-D conversion interrupts, set these bits to "0002" (Level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request occurs. This bit is automatically cleared to "0" when the A-D conversion interrupt request is accepted.

Note that this bit can be set to "1" or cleared to "0" by software.

9.2 Block description

9.2.5 Port P7 direction register

Input pins of the A-D converter are multiplexed with port P7. When using these pins as A-D converter's input pins, set the corresponding bits of the port P7 direction register to "0" to set these ports for the input mode. Figure 9.2.6 shows the relationship between the port P7 direction register and I/O pins of the subclock oscillation circuit and peripheral functions.




Fig. 9.2.6 Relationship between port P7 direction register and I/O pins of sub-clock oscillation circuit and peripheral functions

Analog input pins function as the port P7's I/O pins and also function as I/O pins of the sub-clock oscillation circuit and UART2. For pins which are forcedly set to the output mode when the function for the sub-clock oscillation circuit or UART2 is selected, analog input is disabled. (Refer to "Table 9.2.3.")

Table 9.2.3 Port P7's pin which is forcedly set to output mode

	F	
Pin	Conditions where pin is forcedly set to output mode	
P73/AN3/CLK2	Clock synchronous serial I/O mode is selected and an internal clock is used.	
	(bits 3 to 0 at address 6416 = "00012")	
P75/AN5/ADTRG/TxD2	Serial I/O mode is selected.	
	(bits 2 to 0 at address 6416 = "0012," "1002," "1012," or "1102")	
P76/AN6/XCOUT	Sub-clock oscillation circuit is operating by itself.	
	(bit 4 at address 6C16 = "1" and bit 2 at address 6F16 = "0")	

9.3 A-D conversion method

The A-D converter compares the comparison voltage (V_{ref}), which is internally generated according to the contents of the successive approximation register, and the analog input voltage (VIN), which is input from the analog input pin. By reflecting the comparison result on the successive approximation register, VIN is converted into a digital value (successive approximation method). When a trigger occurs, the A-D converter performs the following processing:

① Determination of successive approximation register's bit 9

The A-D converter compares V_{ref} and V_{IN}. At this time, contents of the successive approximation register is "10000000002" (Initial value).

Bit 9 of the successive approximation register changes according to the comparison result as follows:

```
If Vref < VIN, bit 9 = "1"
```

If Vref > VIN, bit 9 = "0"

2 Determination of successive approximation register's bit 8

After setting bit 8 of the successive approximation register to "1," the A-D converter compares V_{ref} and V_{IN}. Bit 8 changes according to the comparison result as follows:

```
If Vref < VIN, bit 8 = "1"
If Vref > VIN, bit 8 = "0"
```

3 Determination of successive approximation register's bits 7 to LSB

When resolution = 10 bits For bits 7 to 0, perform operation 2.

When the LSB is determined, the contents of the successive approximation register, in other words, the conversion result is transferred to the A-D register i.

Vref is generated according to the latest contents of the successive approximation register. Table 9.3.1 lists the relationship between the successive approximation register's contents and Vref. Tables 9.3.2 and 9.3.3 list changes of the successive approximation register and Vref during A-D conversion. Figure 9.3.1 shows theoretical A-D conversion characteristics when resolution = 10 bits.

Table 9.3.1 Relationship between successive approximation register's contents and Vref

Successive approximation register's contents: n	Vref (V)
0	0
1 to 1023	$\frac{\text{VREF*}}{1024} \times (\text{n} - 0.5)$

VREF*: Reference voltage

9.3 A-D conversion method

Table 9.3.2 Change of successive approximation register and Vref during A-D conversion (when resolution = 8 bits)




Table 9.3.3 Change of successive approximation register and Vref during A-D conversion (when resolution = 10 bits)

	Successive approximation register	Vref
A-D converter stopped	b9 b0 1 0 0 0 0 0 0 0 0 0	VREF [V]
1st comparison ↓ 2nd comparison ↓ 3rd comparison	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{split} &\frac{\text{VREF}}{2} - \frac{\text{VREF}}{2048} \text{ [V]} \\ &\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} - \frac{\text{VREF}}{2048} \text{ [V]} \begin{pmatrix} \text{•When n}_9 = 1, + \frac{\text{VREF}}{4} \\ \text{•When n}_9 = 0, - \frac{\text{VREF}}{4} \end{pmatrix} \\ &\frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} \pm \frac{\text{VREF}}{8} - \frac{\text{VREF}}{2048} \text{ [V]} \begin{pmatrix} \text{•When n}_8 = 1, + \frac{\text{VREF}}{8} \\ \text{•When n}_8 = 0, - \frac{\text{VREF}}{8} \end{pmatrix} \end{split}$
10th comparison ↓ Conversion complete	n9 n8 n7 n6 n5 n4 n3 n2 n1 1	$ \frac{\text{VREF}}{2} \pm \frac{\text{VREF}}{4} \pm \frac{\text{VREF}}{8} \pm \dots \pm \frac{\text{VREF}}{1024} - \frac{\text{VREF}}{2048} [V] $




Fig. 9.3.1 Theoretical A-D conversion characteristics when resolution = 10 bits

9.4 Absolute accuracy and Differential non-linearity error

9.4 Absolute accuracy and Differential non-linearity error

The A-D conversion's accuracy is described below.

9.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. The analog input voltage when measuring the accuracy is assumed to be the mid point of the input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10-bit resolution, when VREF = 5.12 V, 1-LSB width is 5 mV, and 0 mV, 5 mV, 10 mV, 15 mV, 20 mV, ... are selected as the analog input voltages.

The absolute accuracy = ± 3 LSB when the analog input voltage = 25 mV indicates that the output code expected from an ideal A-D conversion characteristics is "00516" but the actual A-D conversion result is between "00216" to "00816."

The absolute accuracy includes the zero error and the full-scale error.

The absolute accuracy degrades when VREF is lowered. The output codes for analog input voltages between VREF and AVCC are "3FF16."




Fig. 9.4.1 Absolute accuracy of A-D converter (when resolution = 10 bits)

9.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1-LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). For example, in the case of the 10-bit mode, when VREF = 5.12 V, the 1-LSB width of an A-D converter with ideal characteristics is 5 mV, but if the differential non-linearity error is ± 1 LSB, the actual measured 1-LSB width is 0 to 10 mV. (Refer to section "16.1.4 A-D converter standard characteristics.")




Fig. 9.4.2 Differential non-linearity error (when resolution = 10 bits)

9.4 Absolute accuracy and Differential non-linearity error

9.4.3 Comparison voltage when resolution = 8 bits

When 8-bit resolution is selected in the M37733MHBXXXFP, the high-order 8 bits of the 10-bit successive approximation register is the conversion result.

Accordingly, when compared with the 8-bit A-D converter, the comparison reference voltage is different by 3VREF/2048 (refer to the underlined portions in the Table 9.4.1). The difference of the output code change point is generated as shown in Figure 9.4.3.

Table 9.4.1 Compare reference voltage

	M37733MHBXXXFP (When resolution = 8 bits)	8-bit A-D converter
Comparison reference	VREF*1/28 X n*2 - VREF/210 X 0.5	VREF/2 ⁸ X n – VREF/2 ⁸ X 0.5
voltage Vref	VREF 1/2 X II = VREF/2 X 0.5	VREF/2° X II - VREF/2° X 0.3

VREF*1: Reference voltage

n*2: Contents of successive approximation register




Fig. 9.4.3 Difference of output code change point

9.5 One-shot mode

9.5 One-shot mode

•A-D operation mode selection bits (bits 4 and 3 at address 1E₁₆) = "002"

In this mode, A-D conversion is once performed for the input voltage of one analog input pin. An A-D conversion interrupt request occurs when the A-D conversion is completed. Note that an A-D conversion interrupt cannot be used when the UART2 transmission/reception interrupt is used.

9.5.1 Setting for one-shot mode

Figure 9.5.1 shows an initial setting example for registers related to the one-shot mode. When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. INTERRUPTS."



9.5 One-shot mode




Fig. 9.5.1 Initial setting example for registers related to one-shot mode

9.5.2 Operation in one-shot mode

Figure 9.5.2 shows the conversion operation in the one-shot mode.

(1) When internal trigger is selected

- ① By setting the A-D conversion start flag to "1," the A-D converter starts operating.
- ② The A-D conversion is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register i.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- When a UART2 trans./rece. interrupt is not used, the A-D conversion interrupt request bit is set to "1" simultaneously with @.
- ④ The A-D conversion start flag is cleared to "0," and then the A-D converter stops operating.

(2) When external trigger is selected

- ① If pin ADTRG's level goes from "H" to "L" when the A-D conversion start flag = "1," the A-D converter starts operating.
- ② The A-D conversion is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register i.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- When a UART2 trans./rece. interrupt is not used, the A-D conversion interrupt request bit is set to "1" simultaneously with @.
- 4 The A-D converter stops operating.

The A-D conversion start flag remains set to "1" after the A-D converter stops operating. Accordingly, when pin $\overline{\text{ADTRG}}$'s level goes from "H" to "L", the A-D converter restarts conversion from ①. Note that when pin $\overline{\text{ADTRG}}$'s level goes from "H" to "L" during A-D conversion, the converter quits the conversion which is performed at that time and restarts it from ①.




Fig. 9.5.2 Conversion operation in one-shot mode

9.6 Repeat mode

9.6 Repeat mode

•A-D operation mode selection bits (bits 4 and 3 at address 1E₁₆) = "012"

In this mode, A-D conversion is repeatedly performed for the input voltage of one analog input pin. No A-D conversion interrupt request occurs in this mode. The A-D conversion start flag (bit 6 at address 1E16) remains set to "1" until it is cleared to "0" by software. While the A-D conversion start flag = "1," the A-D converter repeats A-D conversion without a stop.

9.6.1 Setting for repeat mode

Figure 9.6.1 shows an initial setting example for registers related to the repeat mode.



9.6 Repeat mode




Fig. 9.6.1 Initial setting example for registers related to repeat mode

9.6 Repeat mode

9.6.2 Operation in repeat mode

Figure 9.6.2 shows the conversion operation in the repeat mode.

(1) When internal trigger is selected

- ① When the A-D conversion start flag is set to "1," the A-D converter starts operating.
- ② The first A-D conversion is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register i.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- ③ The A-D converter continues operating until the A-D conversion start flag is cleared to "0" by software. Each time A-D conversion is completed, the conversion result is transferred to the A-D register i.

(2) When external trigger is selected

- ① If pin ADTRG's level goes from "H" to "L" when the A-D conversion start flag = "1," the A-D converter starts operating.
- ② The first A-D conversion is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register i.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- The A-D converter continues operating until the A-D conversion start flag is cleared to "0" by software. Each time A-D conversion is completed, the conversion result is transferred to the A-D register i.

Note that when pin ADTRG's level goes from "H" to "L" during A-D conversion, the A-D converter quits the conversion which is performed at that time and restarts it from ①.




Fig. 9.6.2 Conversion operation in repeat mode

9.7 Single sweep mode

9.7 Single sweep mode

•A-D operation mode selection bits (bits 4 and 3) = "102"

In this mode, A-D conversion is performed for the input voltage of multiple analog input pins, one at a time. A-D conversion is performed in order of AN₀, AN₁, AN₂, An A-D conversion interrupt request occurs when A-D conversions are completed for all analog input pins selected.

9.7.1 Setting for single sweep mode

Figure 9.7.1 shows an initial setting example for registers related to the single sweep mode. When using interrupts, settings for enabling interrupts are required. For details, refer to chapter "4. INTERRUPTS."



9.7 Single sweep mode




Fig. 9.7.1 Initial setting example for registers related to single sweep mode

9.7 Single sweep mode

9.7.2 Operation in single sweep mode

Figure 9.7.2 shows the conversion operation in the single sweep mode.

(1) When internal trigger is selected

- ① When the A-D conversion start flag is set to "1," the A-D converter starts A-D conversion for an input voltage of pin ANo.
- ② The A-D conversion for pin ANo is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register 0.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- ③ A-D conversion is performed for all analog input pins selected. Each time A-D conversion is completed for a pin, the conversion result is transferred to the A-D register i which corresponds to the pin.
- When a UART2 trans./rece. interrupt is not used, the A-D conversion interrupt request bit is set to "1" at completion of 3.
- ⑤ The A-D conversion start flag is cleared to "0," and the A-D converter stops operating.

(2) When external trigger is selected

- ① If pin ADTRG's level goes from "H" to "L" when the A-D conversion start flag = "1," the A-D converter starts A-D conversion for the input voltage of pin ANo.
- ② The A-D conversion for pin ANo is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register 0.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- ③ A-D conversion is performed for all analog input pins selected. Each time A-D conversion is completed for a pin, the conversion result is transferred to the A-D register i which corresponds to the pin.
- When a UART2 trans./rece. interrupt is not used, the A-D conversion interrupt request bit is set to "1" at completion of 3.
- ⑤ The A-D converter stops operating.

The A-D conversion start flag remains set to "1" after this. Accordingly, when pin ADTRG's level goes from "H" to "L," the A-D converter restarts conversion from ①. Note that if pin ADTRG's level goes from "H" to "L" during A-D conversion, the A-D converter quits the conversion which is performed at that time and restarts it from ①.

9.7 Single sweep mode




Fig. 9.7.2 Conversion operation in single sweep mode

9.8 Repeat sweep mode

9.8 Repeat sweep mode

•A-D operation mode selection bits (bits 4 and 3 at address 1E₁₆) = "112"

In this mode, A-D conversion is repeatedly performed for the input voltage of multiple analog input pins. A-D conversion is performed in order of AN₀, AN₁, AN₂,

No A-D conversion interrupt request occurs in this mode.

The A-D conversion start flag (bit 6 at address 1E₁₆) remains set to "1" until it is cleared to "0" by software. While the A-D conversion start flag is "1," the A-D converter repeats A-D conversion without a stop.

9.8.1 Setting for repeat sweep mode

Figure 9.8.1 shows an initial setting example for registers related to the repeat sweep mode.



9.8 Repeat sweep mode




Fig. 9.8.1 Initial setting example for registers related to repeat sweep mode

9.8 Repeat sweep mode

9.8.2 Operation in repeat sweep mode

Figure 9.8.2 shows the conversion operation in the repeat sweep mode.

(1) When internal trigger is selected

- ① When the A-D conversion start flag is set to "1," the A-D converter starts A-D conversion for an input voltage of pin ANo.
- ② The A-D conversion for pin ANo is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register 0.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- ③ A-D conversion is performed for all analog input pins selected. Each time A-D conversion is completed for a pin, the conversion result is transferred to the A-D register i which corresponds to the pin.
- ④ A-D conversion is repeatedly performed for all analog input pins selected.
- ⑤ The A-D converter continues operating until the A-D conversion start flag is cleared to "0" by software.

(2) When external trigger is selected

- ① If pin ADTRG's level goes from "H" to "L" when the A-D conversion start flag = "1," the A-D converter starts A-D conversion for the input voltage of pin ANo.
- ② The A-D conversion for pin ANo is completed when one of the following conditions is satisfied, and then the contents of the successive approximation register (in other words, the conversion result) is transferred to the A-D register 0.
 - •49 cycles of ϕ AD have passed when resolution = 8 bits
 - •59 cycles of ϕ AD have passed when resolution = 10 bits
- ③ A-D conversion is performed for all analog input pins selected. Each time A-D conversion is completed for a pin, the conversion result is transferred to the A-D register i which corresponds to the pin.
- A-D conversion is repeatedly performed for all analog input pins selected.
- ⑤ The A-D converter continues operating until the A-D conversion start flag is cleared to "0" by software.

Note that when pin ADTRG's level goes from "H" to "L" during A-D conversion, the A-D converter quits the conversion which is performed at that time and restarts it from ①.

9.8 Repeat sweep mode




Fig. 9.8.2 Conversion operation in repeat sweep mode

9.9 Precautions for A-D converter

9.9 Precautions for A-D converter

1. Writing to each bit (except bit 6) of the A-D control register 0 and each bit of the A-D control register 1 must be performed while the A-D converter stops operating, in other words, before a trigger is generated.

When the VREF connection selection bit is cleared from "1" to "0," in other words, when pin VREF is disconnected from the resistor ladder network, wait for an period of 1 μ s or more, and then generate a trigger.

- 2. When an external trigger is selected, pin AN5 cannot be used as an analog input pin because this pin is disconnected from the comparator. If pin AN5 is selected as an analog input pin when an external trigger is selected, the A-D converter operates, but an undefined value is stored into the A-D register 5.
- 3. When using the A-D converter, refer to section "Appendix 8. Countermeasures against noise," also.



MEMO



CHAPTER 10 WATCHDOG TIMER

10.1 Block description

10.2 Operation description

10.3 Precautions for watchdog timer

10.1 Block description

The watchdog timer is described below and functions as follows:

- · Detects a program runaway.
- Measures a certain time from when oscillation starts at termination of the stop mode. (Refer to chapter "11. STOP AND WAIT MODES.")

10.1 Block description

Figure 10.1.1 shows the block diagram of the watchdog timer.




Fig. 10.1.1 Block diagram of watchdog timer

10.1 Block description

10.1.1 Watchdog timer

The watchdog timer is a 12-bit counter that down-counts a count source which is selected by the watchdog timer frequency selection flag (bit 0 at address 6116). Value "FFF16" is automatically set in the watchdog timer in the following cases. Note that an arbitrary value cannot be set in the watchdog timer.

- When dummy data is written to the watchdog timer register (Refer to Figure 10.1.2.)
- When the most significant bit of the watchdog timer becomes "0"
- When the STP instruction is executed (Refer to chapter "11. STOP AND WAIT MODES.")
- At reset




Fig. 10.1.2 Structure of watchdog timer register

10.1 Block description

10.1.2 Watchdog timer frequency selection flag

This is used to select a watchdog timer's count source. Figure 10.1.3 shows the structure of the watchdog timer frequency selection flag.




Fig. 10.1.3 Structure of watchdog timer frequency selection flag

10.2 Operation description

10.2 Operation description

The watchdog timer's operation is described below.

For its operation in the stop and wait modes, refer to chapter "11. STOP AND WAIT MODES."

10.2.1 Basic operation

- The watchdog timer starts counting down from "FFF16."
- When the watchdog timer's most significant bit becomes "0," in other words, when the countdown has been performed 2048 times, a watchdog timer interrupt request occurs. (Refer to **Table 10.2.1.**)
- ③When the interrupt request occurs (②), value "FFF16" is set to the watchdog timer.

The watchdog timer interrupt is a non-maskable interrupt. When a watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to "1112."

Table 10.2.1 Occurrence interval of watchdog timer interrupt request

\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Occurrence interval of watchdog timer interrupt request				
Watchdog timer's	When system clock = When system clock =		When system clock =		
count source	25 MHz (Note 1)	12 MHz (Note 1)	32 kHz (Note 2)		
f512	41.9 ms	87.4 ms	32768 ms		
f32	2.62 ms	5.46 ms	2048 ms		

Clocks f32, f512, and system clock: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Notes 1: This is applied when the system clock selection bit (bit 3 at address 6C16; Refer to Figure 10.2.1.)

= "0" and the main clock division selection bit (bit 0 at address 6F16; Refer to Figure 10.2.2.) = "0."

2: This is applied when the port-Xc selection bit (bit 4 at address 6C16; Refer to Figure 10.2.1.) = "1" and the system clock selection bit = "1."

Make sure that dummy data must be written to address 6016 (Watchdog timer register) by software before the most significant bit of the watchdog timer becomes "0."

If writing to address 6016 is not performed because of a program runaway and the most significant bit of the watchdog timer becomes "0," a watchdog timer interrupt request occurs. This means that a program runaway has occurred.

When resetting the microcomputer after detecting a program runaway, write "1" to the software reset bit (bit 3 at address 5E16) in the watchdog timer interrupt routine. (Make sure that writing "1" to the software reset bit must be performed on the condition that the main clock is stably supplied.) (For details, refer to chapter "13. RESET" and section "17.3 Watchdog timer.")

10.2 Operation description

10.2.2 Operation in stop mode

In the stop mode, the watchdog timer stops operating. Immediately after the stop mode is terminated, the watchdog timer operates as follows.

(1) When stop mode is terminated by a hardware reset

Supply of internal clock ϕ starts immediately after the stop mode is terminated, and the microcomputer performs the "operation after reset." (Refer to chapter "13. RESET.") The watchdog timer frequency selection flag becomes "0," and the watchdog timer starts counting of the main clock*1 divided by 512 from "FFF16."

Main clock*1: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

(2) When stop mode is terminated by an interrupt request generated

According to bit state listed in Table 10.2.2, the watchdog timer operates as "a" or "b" described below.

- a. Supply of internal clock ϕ starts immediately after the stop mode is terminated, and the routine of the interrupt which is used to terminate the stop mode is executed. From "FFF16," the watchdog timer restarts counting of a count source which was counted just before the **STP** instruction is executed (Note 1).
- b. Immediately after the stop mode is terminated, the watchdog timer starts counting of a count source (Note 2) from "FFF16." Supply of internal clock φ starts when the watchdog timer's most significant bit becomes "0." (At this time, a watchdog timer interrupt request is not generated.)
 When supply of internal clock φ starts, the microcomputer executes the routine of the interrupt which is used to terminate the stop mode. From "FFF16," the watchdog timer restarts counting of a count source which was counted just before the STP instruction is executed (Note 1).

Notes 1: Clock f32 or f512 is counted.

2: When the system clock selection bit = "0," clock f32 is counted. When the system clock selection bit = "1" and the port-Xc selection bit = "0," clock f8 is counted.

10.2 Operation description

Table 10.2.2 Watchdog timer's operation and bit state related to oscillation circuit control

Bit state related to oscillation circuit control						
Port-Xc selection bit	System clock	Main clock external	Sub clock external	Watchdog		
	selection bit	input selection bit	input selection bit	timer's operation		
(Bit 4 at address 6C ₁₆)	(Bit 3 at address 6C ₁₆)	(Bit 1 at address 6F ₁₆)	(Bit 2 at address 6F ₁₆)			
		0	0			
		0	1	b		
	0	_	0			
0		1	1	а		
0			0			
		0	1	b		
	1	_	0			
		1	1	- a		
			0			
		0	1	b		
	0	_	0			
		1	<i>→</i> V 1	а		
1			0	b		
		0	1	а		
	1		0	b		
		1	1	а		

Note: For each bit's function, refer to Figures 10.2.1 and 10.2.2. For the procedure of writing to the main clock external input selection bit and the sub clock external input selection bit, refer to Figure 10.2.3.

10.2.3 Operation in wait mode

When the system clock stop bit at wait state (bit 5 at address 6C16; Refer to Figure 10.2.1.) = "1," the watchdog timer stops operating in the wait mode. Furthermore, after the wait mode is terminated, the watchdog timer restarts counting from the same state as that before the watchdog timer stops. When the system clock stop bit at wait state = "0," the watchdog timer does not stop.

10.2 Operation description

10.2.4 Operation in hold state

The watchdog timer stops operating in the hold state. (Refer to section "12.4 Hold function.") When the hold state is terminated, the watchdog timer restarts counting from the same state as that before the watchdog timer stops.




Fig. 10.2.1 Structure of oscillation circuit control register 0

10.2 Operation description




Fig. 10.2.2 Structure of oscillation circuit control register 1




Fig. 10.2.3 Procedure for writing data to oscillation circuit control register 1

10.3 Precautions for watchdog timer

10.3 Precautions for watchdog timer

- 1. If dummy data is written to address 6016 when the data length flag (m) is "0," writing to address 6116 is simultaneously performed. Accordingly, when a change of the watchdog timer frequency selection flag's value (bit 0 at address 6116) is not required, write the same value that is set.
- 2. In order to stop the watchdog timer in the hold state, the count source which is actually counted by the watchdog timer is the logical product of two signals. One is the inverted signal input from pin HOLD, and the other is a count source which is selected by the watchdog timer frequency selection flag (clock f32 or f512). (Refer to **Figure 10.1.1.**) Accordingly, there is a possibility that counting is performed when pin HOLD's input signal level changes during a duration which is shorter than 1 cycle of the selected count source (clock f32 or f512).




Fig. 10.3.1 Watchdog timer's count source

- 3. When the main clock is not stably supplied, do not use the software reset (that is, writing "1" to the software reset bit) as a means to reset the microcomputer at a program runaway.
- 4. When the **STP** instruction (Refer to chapter "11. **STOP AND WAIT MODES**") is executed, the watchdog timer stops operating. For the system where the watchdog timer is used to detect a program runaway, select "**STP** instruction disabled" with "**STP** instruction option" on "MASK ROM ORDER CONFIRMATION FORM."

CHAPTER 11

STOP AND WAIT MODES

- 11.1 Overview
- 11.2 Clock generating circuit
- 11.3 Stop mode
- 11.4 Wait mode

11.1 Overview

The stop and wait modes are described below.

When there is no need for operation of the central processing unit (CPU), the stop and wait modes are used to stop oscillation or internal clock ϕ . The microcomputer enters the stop mode when the **STP** instruction is executed; the microcomputer enters the wait mode when the **WIT** instruction is executed.

11.1 Overview

Table 11.1.1 lists the differences between the stop and wait modes.

The stop state of oscillation or internal clock ϕ can be terminated by an interrupt request occurrence or hardware reset.

Table 11.1.1 Differences between stop and wait modes

ltem		State/Operation				
	nem		Stop mode		Wait mode	
State in	Oscillation		Operating (Note 1)		g (Note 1)	
each mode	Internal clock ϕ	Stopped		Stop	ped	
mode	Clock timer*1			Operating		
	Clocks f2 to f512, clock ϕ_1^{*2}			Stopped Operating		
Operation after each mode is terminated	When terminated by interrupt request occurrence	Supply of internal clock ϕ starts after measuring a certain time by watchdog timer.	Supply of internal clock φ starts after f2 x 7 cycles.	Supply of intern starts immediate termination of th	ely after	
When terminated by hardware reset		Operation after hardware reset				
Features	Current consumption	Less than that i	n the wait mode	Less than that when clocks f2 to f512 operate	Less than that when CPU operates	
	Internal peripheral devices		ne external clock ar locks f2 to f512 are		Operating enabled	
	Interval from termination of each mode until execution of instruction	Long		Short		
	Condition		From the external, a clock must stably be input to a clock input pin (Note 2).			

Clock timer^{*1}: Refer to section "7.6 Clock timer." Clocks f2 to f512, clock ϕ 1^{*2}: Refer to Figure 11.2.1.

- **Note 1:** When the main clock external input selection bit = "1," the main-clock oscillation circuit stops operating; when the sub clock external input selection bit = "1," the sub-clock oscillation circuit stops operating. (Note that, in this case, an external clock can be input.)
 - 2: When the main clock is the system clock, pin XIN is used; when the sub clock is the system clock, pin XCIN is used.

11.2 Clock generating circuit

11.2 Clock generating circuit

Figure 11.2.1 shows the block diagram of the clock generating circuit (with the **STP** and **WIT** instructions). Figures 11.2.2 and 11.2.3 show the structures of the oscillation circuit control register 0 and oscillation circuit control register 1, respectively.

Figure 11.2.4 shows the procedure for writing data to the oscillation circuit control register 1.




Fig. 11.2.1 Block diagram of clock generating circuit (with STP and WIT instructions)

11.2 Clock generating circuit




Fig. 11.2.2 Structure of oscillation circuit control register 0

11.2 Clock generating circuit




Fig. 11.2.3 Structure of oscillation circuit control register 1




Fig. 11.2.4 Procedure for writing data to oscillation circuit control register 1

11.3 Stop mode

11.3 Stop mode

When the **STP** instruction is executed, the main-clock and sub-clock oscillation circuits stop operating. This state is called "stop mode."

In the stop mode, even when oscillation stops, the contents of the internal RAM can be retained if there is 2 V of Vcc (power source voltage) or more. Furthermore, because the CPU and all internal peripheral devices which use clocks f2 to f512^{*1} stop operating, power consumption is lowered. Refer to section "17.4 Power saving" for lowering the power consumption.

Table 11.3.1 lists the microcomputer's state/operation in the stop mode and after the stop mode is terminated. Table 11.3.2 lists the pin state in the stop mode.

Table 11.3.1 Microcomputer's state/operation in stop mode and after stop mode is terminated

				State/Op	peration
Item		Watchdog timer is used when terminating the stop mode	Watchdog timer is not used when terminating the stop mode		
	Osci	llation			
State in	Inter	nal clock	φ	Stop	pped
stop mode	Cloc	ks f2 to f	512 ^{*1} , clock <i>φ</i> 1 ^{*2}		300
		Clock	f(XIN)/32	Stop	pped
	eral	timer*3	f(XCIN)/32	2	
periphera		Timer /	A, Timer B	Operating enabled only in	the event counter mode
	Serial I/O		Operating enabled only when the external clock is selected		
	rnal	A-D converter Watchdog timer		Stopped	
	nte			Stopped	
	_ 0	Pins		Refer to T a	able 11.3.2
Operation after stop mode is	When terminated by interrupt request occurrence		•	Supply of internal clock ϕ starts after measuring a certain time by watchdog timer.	Supply of internal clock ϕ starts after f2 x 7 cycles.
terminated		When terminated by hardware reset		Operation after hardware reset	
Condition					From the external, a clock must stably be input to a clock input pin ⁻⁴ .

Clocks f2 to f512^{*1}, clock ϕ 1^{*2}: Refer to Figure 11.2.1.

Clock timer'3: Refer to section "7.6 Clock timer."

Clock input pin^{*4}: When the system clock is the main clock, pin XIN is used; when the system clock is the sub clock, pin XCIN is used.

* In order to select whether to use the watchdog timer or not when terminating the stop mode, specify the main clock external input selection bit (bit 1 at address 6F16; when the main clock is used) or the sub clock external input selection bit (bit 2 at address 6F16; when the sub clock is used).

(Refer to Figure 11.2.3, sections "11.3.2 Stop mode terminating operation by interrupt request occurrence (when using watchdog timer)" and "11.3.3 Stop mode terminating operation by interrupt request occurrence (when not using watchdog timer)."

11.3 Stop mode

Table 11.3.2 Pin state in stop m	mode
----------------------------------	------

	State			
Pins	Single-chip mode			cessor mode
		mode	When the standby state	When the standby state
			selection bit*1 = "0"	selection bit*1 = "1"
E	■ When the signal output disable selection bit = "0," "H" level is output ■ When the signal output	Same as in the micro- processor mode	"H" level is output.	■ When the signal output disable selection bit = "0," "H" level is output. ■ When the signal output
	disable selection bit = "1," "L" level is output.			disable selection bit = "1," "L" level is output.
R/W, BHE, HLDA				Output levels can be set. (Refer to section "11.3.1 Output levels
ALE			"L" level is output.	of external bus and
A0-A7,				bus control signals
A8/D8-A15/D15,			state in which the	1
A16/D0-A23/D7			STP instruction is executed.	
P42/φ1	bit*2 = "1" ϕ 1: "L" level is o When the clock bit = "0" P42: Retains the sa	 φ1: "L" level is output. When the clock φ1 output selection 		output disable "0" utput. output disable " e of the port P4 output (Note).
Ports	P0 to P8 (not including P42) : Retains the same state in which the STP instruction is executed.	(not including P42) : Retains the same state in which the STP instruction is :Retains the s in which the		ecuted.

Standby state selection bit*1: Bit 0 at address 6D16 (Refer to Figure 11.3.1.) Clock ϕ 1 output selection bit*2: Bit 7 at address 5E₁₆

(Refer to section "12.1 Signals required for accessing external devices.")

Signal output disable selection bit*3: Bit 6 at address 6C16

(Refer to section "12.1 Signals required for accessing external devices.")

Note: Make sure to set bit 2 of the port P4 direction register to "1."

11.3.1 Output levels of external bus and bus control signals in stop mode

In the memory expansion or microprocessor mode, the output levels of the external bus and bus control signals in the stop mode can be set by software. By setting the standby state selection bit (bit 0 at address 6D₁₆) to "1," these output levels become levels set by software. Figure 11.3.1 shows an output level setting example in the stop mode.

In the single-chip mode, do not set the standby state selection bit to "1."

11.3 Stop mode




Fig. 11.3.1 Output level setting example in stop mode (Memory expansion or Microprocessor mode)

11.3 Stop mode

- 11.3.2 Stop mode terminating operation by interrupt request occurrence (when using watchdog timer) When there is little possibility that a clock is stably supplied from an oscillation circuit (Note 1) in returning from the stop mode, instruction execution can be started after a certain time (Note 2) measured by the watchdog timer.
- Notes 1: A clock is supplied in one of the following ways:
 - An oscillation circuit operates by itself.
 - An external clock is input.
 - 2: "a certain time" means an interval from occurrence of an interrupt request until stabilization of clock supply.
- ① When an interrupt request occurs, an oscillator starts oscillating. Simultaneously, supply of clocks f2 to f512 starts.
- ② By start of oscillation, the watchdog timer starts counting. The watchdog timer counts f32 when the system clock selection bit (bit 3 at address 6C16; Refer to **Figure 11.2.2.**) = "0" or f8 when the system clock selection bit = "1."
- ③ When the watchdog timer's MSB becomes "0," supply of internal clock ϕ starts. At the same time, the watchdog timer's count source returns to a count source (clock f32 or f512) which is selected by the watchdog timer frequency selection flag (bit 0 at address 6116).
- The interrupt request which occurs in ① is accepted.

Table 11.3.3 lists interrupts which can be used for termination of the stop mode.

Table 11.3.3 Interrupts which can be used for termination of stop mode

Interrupt	Conditions for each function which generates interrupt request
Key input interrupt	When the key input interrupt function is selected
INTi interrupt (i = 0 to 2)	INT2 interrupt: When the key input interrupt function is invalid.
Timer Ai interrupt (i = 0 to 4)	In the event counter mode
Timer Bi interrupt $(i = 0 \text{ to } 2)$	
UARTi transmission interrupt (i = 0, 1)	When the external clock is selected
UARTi reception interrupt (i = 0, 1)	
UART2 transmission/reception interrupt	

- Note 1: Because an oscillator has stopped oscillating, each function is available only in the conditions listed in Table 11.3.3. Note that the A-D converter and clock timer (Refer to section "7.6 Clock timer") do not operate, also.
 - 2: Because an oscillator has stopped oscillating, interrupts not listed in Table 11.3.3 cannot be used.
 - 3: For each interrupt, refer to chapters "4. INTERRUPTS," "5. KEY INPUT INTERRUPT FUNCTION," "6. TIMER A," "7. TIMER B," and "8. SERIAL I/O."

11.3 Stop mode

When using the watchdog timer in termination of the stop mode, make sure to set as follows before executing the **STP** instruction.

- Enable an interrupt which is used for termination.
 - Also, make sure that the interrupt priority level of an interrupt which is used for termination is higher than the processor interrupt priority level (IPL) of a routine where the **STP** instruction is executed. Furthermore, when multiple interrupts in Table 11.3.3 are enabled, the stop mode is terminated by the interrupt request which occurs first.
 - After oscillation starts (1), there is a possibility that an interrupt request occurs until the supply of internal clock ϕ starts (3). Interrupt requests which occur during this period are accepted in order of priority after the watchdog timer's MSB becomes "0." For interrupts which have no need to be accepted, set their interrupt priority levels to "0" (Interrupt disabled) before executing the **STP** instruction.
- When the system clock is the main clock or the main clock divided by 8, set the main clock external input selection bit (bit 1 at address 6F16; Refer to **Figure 11.2.3.**) to "0." When the system clock is the sub clock, set the sub clock external input selection bit (bit 2 at address 6F16) to "0."

11.3.3 Stop mode terminating operation by interrupt request occurrence (when not using watchdog timer) When a clock is stably input from the external to a clock input pin (Refer to Figures 14.2.2 and 14.2.4.), instruction execution can be started immediately after the termination of the stop mode.

- ① When an interrupt request occurs, clock input from pin XIN starts. Simultaneously, supply of clocks f2 to f512 starts.
- ② Supply of internal clock ϕ starts after 7 cycles of f2.
- 3 The interrupt request which occurs in 1 is accepted.

Table 11.3.3 lists interrupts which can be used for termination.

When not using the watchdog timer in termination of the stop mode, make sure to set as follows before executing the **STP** instruction.

- Enable an interrupt which is used for termination.
 - Also, make sure that the interrupt priority level of an interrupt which is used for termination is higher than the processor interrupt priority level (IPL) of a routine where the **STP** instruction is executed. Furthermore, when multiple interrupts in Table 11.3.3 are enabled, the stop mode is terminated by the interrupt request which occurs first.
- When the system clock is the main clock or the main clock divided by 8, set the main clock external input selection bit (bit 1 at address 6F16; Refer to Figure 11.2.3.) to "1." When the system clock is the sub clock, set the sub clock external input selection bit (bit 2 at address 6F16) to "1."

11.3 Stop mode




Fig. 11.3.2 Stop mode terminating sequence by interrupt request occurrence

11.3 Stop mode

11.3.4 Stop mode terminating operation by hardware reset

When terminating the stop mode by hardware reset, input "L" level to pin RESET from the external circuit until oscillation of an oscillator which is connected to the main-clock oscillation circuit is stabilized.

The CPU and SFR area are initialized in the same way as at system reset. However, the internal RAM area retains the same contents as that before the **STP** instruction was executed. The terminating sequence is the same as the internal processing sequence after reset.

When determining whether hardware reset was applied for termination of the stop mode or system reset was applied, use software after reset.

For reset, refer to chapter "13. RESET."

11.3.5 Precautions for stop mode

- 1. In the mask ROM version, select "STP instruction enabled" with "STP instruction option" on "MASK ROM ORDER CONFIRMATION FORM." (In the built-in PROM and external ROM versions, STP instruction is always enabled.)
- 2. "Stop mode terminating operation by an interrupt request occurrence (when not using watchdog timer)" can be selected only when an external clock is stably input to a clock input pin for a clock which is selected as the system clock.

In one of the following cases, select "Stop mode terminating operation by an interrupt request occurrence (when using watchdog timer)":

- When an oscillator is connected between input and output pins for a clock which is selected as the system clock
- When there is a possibility that the above external clock is temporarily unstable in termination of the stop mode

11.4 Wait mode

11.4 Wait mode

When the **WIT** instruction is executed, internal clock ϕ stops. (The oscillator does not stop oscillating.) This state is called "wait mode."

In the wait mode, power consumption can be lowered with Vcc (power source voltage) retained. Refer to section "17.4 Power saving" for lowering the power consumption.

Table 11.4.1 lists the microcomputer's state/operation in the wait mode and after the wait mode is terminated. Table 11.4.2 lists the pin state in the wait mode.

Table 11.4.1 Microcomputer's state/operation in wait mode and after wait mode is terminated

Item		State/Operation			
			When clocks f2 to f512 are stopped When clocks f2 to f512 are not stopped		
	Oscillation			Operating	
State in	Interr	nal clock	φ	Stop	pped
wait mode	Clocks	f2 to f512	¹ , clock ϕ 1 ^{*2}	Stopped	Operating
		Clock	f(XIN)/32	Stopped	Operating
		timer*3	f(XCIN)/32	Орег	rating
	peripheral	Timer A	, Timer B	Operating enabled only in the	Operating
	ļā j	<u> </u>		event counter mode.	
	Serial I/O		0	Operating enabled only when	Operating
	nal	n D		the external clock is selected.	
	Internal devices	A-D cor	verter	Stopped	Operating
	⊆ ŏ	Watchdo	og timer	Stopped	Operating
	Pi			Refer to Table 11.4.2.	
Operation	When terminated by inter-		ited by inter-		al clock ϕ starts
after wait	rupt	rupt request occurrence		immediately after termination.	
mode is terminated		n termina vare rese	•	Operation after	hardware reset

Clocks f2 to f512*1, clock ϕ 1*2: Refer to **Figure 11.2.1.**

Clock timer*3: Refer to section "7.6 Clock timer."

^{*} In order to select the state of clocks f2 to f512 in the wait mode, specify the system clock stop bit at wait state (bit 5 at address 6C16). (Refer to Figure 11.2.2 and section "11.4.1 State of clocks f2 to f512 in wait mode.")

11.4 Wait mode

Table 11.4.2 Pin state in wait mode

D '		Sta	1	
Pins	Single-chip mode	Memory expansion	Micropr	ocessor mode
		mode	When the standby state selection bit*1 = "0"	When the standby state selection bit*1 = "1"
Ē	" "	Same as in the micro- processor mode	"H" level is outpu	t. ■ When the signal output disable selection bit = "0," "H" level is output. ■ When the signal output disable selection bit = "1," "L" level is output.
R/W, BHE, HLDA ALE A0-A7, A8/D8-A15/D15, A16/D0-A23/D7			"L" level is outpu Retains the sam state in which th WIT instruction is e- ecuted.	e bus control signals e in wait mode")
P42/φ1	 φ₁: Operating where at wait state*/ "L" level is our stop bit at ware ■ When the clock of P42: Retains the 	utput when the syste hit state = "1." p1 output selection b	stop bit stop bit m clock it = "0" When disable φ1: Op sy wa "L' the bit When disable P42: Bit	the signal output e selection bit*3 = "0" erating when the stem clock stop bit at hit state = "0." I level is output when e system clock stop at wait state = "1." the signal output e selection bit = "1" 2's value of port P4 gister is output (Note).
Ports	P0 to P8 (not including P42) : Retains the same state in which the WIT instruction is executed. P43 to P47, P5 to P8 : Retains the same state in which the WIT instruction is executed.			

Standby state selection bit*1: Bit 0 at address 6D16 (Refer to **Figure 11.4.1.**) Clock ϕ 1 output selection bit*2: Bit 7 at address 5E16 (Refer to section "**12.1 Signals required for accessing external devices.**") Signal output disable selection bit*3: Bit 6 at address 6C16 (Refer to section "**12.1 Signals required for accessing external devices.**") System clock stop bit at wait state*4: Bit 5 at address 6C16

System clock stop bit at wait state. Bit 5 at address 60.16

(Refer to section "11.4.1 State of clocks f2 to f512 in wait mode.")

Note: Make sure to set bit 2 of the port P4 direction register to "1."

11.4 Wait mode

11.4.1 State of clocks f2 to f512 in wait mode

The state of clocks f2 to f512 in the wait mode can be selected by the system clock stop bit at wait state (bit 5 at address 6C16: Refer to **Figure 11.2.2**.). When supply of clocks f2 to f512 is stopped in the wait mode, power consumption can further be lowered.

When supply of clocks f2 to f512 is stopped, internal peripheral devices which use clocks f2 to f512 stop operating as in the stop mode. Furthermore, when pin P42/ ϕ 1 functions as a clock ϕ 1 output pin, this pin outputs "L" level. (Refer to **Table 11.4.2.**)

When supply of clocks f2 to f512 is not stopped, both of the internal peripheral devices' operation and clock ϕ 1 output do not stop. Note that, in the microprocessor mode, clock ϕ 1 output stops when the signal output disable selection bit = "1."

In both cases, internal clock ϕ stops, so that the CPU does not operate. Furthermore, because clock fc32 does not stop operating, the clock timer continues operating. (Refer to **Table 11.4.3.**)

11.4.2 Output levels of external bus and bus control signals in wait mode

In the memory expansion or microprocessor mode, the output levels of the external bus and bus control signals in the wait mode can be set by software. By setting the standby state selection bit (bit 0 at address 6D16) to "1," these output levels become levels set by software. Figure 11.4.1 shows an output level setting example in the wait mode.

In the single-chip mode, do not set the standby state selection bit to "1." (Fix this bit to "0.")



11.4 Wait mode




Fig. 11.4.1 Output level setting example in wait mode (Memory expansion or Microprocessor mode)

11.4 Wait mode

11.4.3 Wait mode terminating operation by interrupt request occurrence

- ① When an interrupt request occurs with supply of clocks f2 to f512 stopped, the clock supply restarts.
- ② Supply of internal clock ϕ starts.
- ③ The interrupt request which occurs in ① is accepted.

An interrupt which can be used for termination depends on the state of clocks f2 to f512 in the wait mode. (Refer to **Table 11.4.3.**)

Table 11.4.3 Interrupts which can be used for termination of wait mode

Interrupt		Conditions for each function which generates		
		interrupt request		
		When clocks f2 to f512 are stopped	When clocks f2 to f512 are not stopped	
Key input interrupt		When the key input interrupt fu	inction is selected	
INTi interrupt (i = 0 to 2)		INT2 interrupt: When the key in	put interrupt function is invalid.	
Timer Ai interrupt (i = 0 to 4)		In the event counter mode	Enabled in all modes	
Timer Bi interrupt (i	= 0 to 2)			
UARTi transmission	interrupt $(i = 0 \text{ to } 2)$	Enabled only when the	Always enabled	
UARTi reception inte	rrupt $(i = 0 \text{ to } 2)$	external clock is selected		
Clock timer*	f(XIN)/32	Disabled		
(timer B2) interrupt f(Xcin)/32		When timer B2 functions as the clock timer		
A-D conversion interrupt		Disabled	Enabled in one-shot mode	
			and single sweep mode	

Clock timer*: Refer to section "7.6 Clock timer."

Before executing the **WIT** instruction, be sure to enable an interrupt which is used for termination. Also make sure that the interrupt priority level of an interrupt which is used for termination is higher than the processor interrupt priority level (IPL) of a routine where the **WIT** instruction is executed. Furthermore, when multiple interrupts in Table 11.4.3 are enabled, the wait mode is terminated by the interrupt request which occurs first.

11.4.4 Wait mode terminating operation by hardware reset

The CPU and SFR area are initialized in the same way as at system reset. However, the internal RAM area retains the same contents as that before the **WIT** instruction was executed. The terminating sequence is the same as the internal processing sequence after reset.

When determining whether hardware reset was applied for termination of the wait mode or system reset was applied, use software after reset.

For reset, refer to chapter "13. RESET."

^{**} For each interrupt, refer to chapters "4. INTERRUPTS," "5. KEY INPUT INTERRUPT FUNCTION,"

"6. TIMER A," "7. TIMER B," "8. SERIAL I/O," and "9. A-D CONVERTER."

MEMO



CHAPTER 12

CONNECTING EXTERNAL DEVICES

- 12.1 Signals required for accessing external devices
- 12.2 Software wait
- 12.3 Ready function
- 12.4 Hold function

12.1 Signals required for accessing external devices

12.1 Signals required for accessing external devices

Functions and operations of signals required for accessing external devices are described below.

When connecting external devices which require a long access time, refer to sections "12.2 Software wait," "12.3 Ready function," and "12.4 Hold function," also.

When connecting external devices, make sure that the microcomputer operates in the memory expansion or microprocessor mode. (Refer to section "2.5 Processor modes.") When the microcomputer operates in these modes, ports P0 to P4 and pin \overline{E} function as I/O pins of signals required for accessing external devices.

Figure 12.1.1 shows the pin configuration in the memory expansion or microprocessor mode. Table 12.1.1 lists the functions of ports P0 to P4 and pin \overline{E} in the memory expansion or microprocessor mode.



12.1 Signals required for accessing external devices




Fig. 12.1.1 Pin configuration in memory expansion or microprocessor mode (Top view)

12.1 Signals required for accessing external devices

Table 12.1.1 Functions of ports P0 to P4 and pin E in memory expansion or microprocessor mode

External data bus width Pin name	16 bits (BYTE = "L")	8 bits (BYTE = "H")
A7 to A0	A ₇ to A ₀ A ₇ to A ₀	
A15/D15 to A8/D8	$\begin{array}{c c} A_{15}/D_{15} \\ to \ A_8/D_8 \end{array} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	A ₁₅ to A ₈ A ₁₅ to A ₈
A23/D7 to A16/D0	A_{23}/D_7 to A_{16}/D_0 A_{23} to A_{16} $D(even)$ $D(even)$: Data at even address	A ₂₃ /D ₇ to A ₁₆ /D ₀ A ₂₃ to A ₁₆ D D : Data
HLDA ALE BHE R/W	ALE ALE BHE X R/W X R/W X	
P47 to P43	P47 to P43 P : Functions as programmable I/O port	
φ 1 	φ1	
RDY	RDY RDY	
HOLD	HOLD X	
Ē	E (Note 2)	

Notes 1: In the memory expansion mode, this pin functions as a programmable I/O port. Furthermore, it can be switched to be a clock φ1 output pin when selected by software. In the microprocessor mode, this pin is affected by the signal output disable selection bit (bit 6 at address 6C16). (Refer to **Table 12.1.5**.)

^{2:} This signal is affected by the signal output disable selection bit (bit 6 at address 6C 16). (Refer to Table 12.1.2.)

12.1 Signals required for accessing external devices

12.1.1 External bus (A0 to A7, A8/D8 to A15/D15, and A16/D0 to A23/D7)

The address is output from pins A₀ to A₂₃ and specify the external area. Figure 12.1.2 shows the external area. Pins A₈ to A₂₃ of the external address bus and pins D₀ to D₁₅ of the external data bus share the same pins. When pin BYTE's level, which is described later, is "L," in other words, when the external data bus is 16 bits wide, pins A₈/D₈ to A₁₅/D₁₅ and A₁₆/D₀ to A₂₃/D₇ perform address output and data input/ output with the time-sharing method. When pin BYTE's level is "H," in other words, when the external data bus is 8 bits wide, pins A₁₆/D₀ to A₂₃/D₇ perform address output and data input/output with the time-sharing method and pins A₈ to A₁₅ output the address.




Fig. 12.1.2 External area

12.1 Signals required for accessing external devices

12.1.2 External data bus width selection signal (Pin BYTE's level)

This signal is used to select the external data bus width from 8 bits and 16 bits. When this signal level is "L," the external data bus is 16 bits wide; when this signal level is "H," the external data bus is 8 bits wide. (Refer to **Table 12.1.1.**) This signal level must be fixed to either "H" or "L."

This signal is valid only for the external areas. (When the internal area is accessed, the data bus is always 16 bits wide.)

12.1.3 Enable signal (E)

When data is read or written, this signal level is "L." This signal is affected by the signal output disable selection bit (bit 6 at address 6C16). (Refer to **Table 12.1.2**.)

Table 12.1.2 E state

Processor	Conditions	Signal output disable selection bit			
mode	Conditions	0	1		
Memory expansion or	When the external area is accessed	Operating			
Microprocessor mode	When the internal area is accessed	Operating	Stopped at "H" level		
	When the standby state selection bit	Stopped at "H" level	Stopped at "L" level		
	= "1" in the stop or wait mode				
	When the standby state selection bit	Stopped at "H" level			
	= "0" in the stop or wait mode				
Single-chip mode	When not in the stop or wait mode	Operating	Stopped at "L" level		
	When in the stop or wait mode	Stopped at "H" level	Stopped at "L" level		

^{*} For the stop and wait modes and the standby state selection bit, refer to chapter "11. STOP AND WAIT MODES."

: Not affected by the signal output disable selection bit.

12.1.4 Read/Write signal (R/W)

This signal indicates data bus state. When data is written, this signal level is "L." Table 12.1.3 lists the data bus state indicated by signals \overline{E} and R/\overline{W} .

Table 12.1.3 Data bus state

E	R/W	Data bus state				
Н	Н	Not used				
	L					
L	Н	Read				
	L	Write				

12.1 Signals required for accessing external devices

12.1.5 Byte high enable signal (BHE)

This signal indicates access to an odd address. This signal level is "L" when accessing only an odd address or when simultaneously accessing both an odd address and an even address.

This signal is used when connecting memory or I/O of which data bus is 8 bits wide with the 16-bit external data bus used. Table 12.1.4 lists the relationship between signal A₀ of the external address bus, signal BHE, and access address.

Table 12.1.4 Relationship between signals A0, BHE and access address

Access address	Even and Odd addresses (Simultaneous 2-byte access)	Even address (1-byte access)	Odd address (1-byte access)
Ao	L	L	Н
BHE	L	Н	L

12.1.6 Address latch enable signal (ALE)

This signal is used to latch an address from a multiplexed signal. This multiplexed signal consists of the address and data and is input or output to or from pins A8/D8 to A15/D15, A16/D0 to A23/D7. When this signal level is "H," take the address into a latch and output it simultaneously. When this signal level is "L," retain the latched address.

12.1.7 Signal related to ready function (RDY)

This signal is required to use the ready function. (Refer to section "12.3 Ready function.")

12.1.8 Signals related to hold function (HOLD, HLDA)

These signals are required to use the hold function. (Refer to section "12.4 Hold function.")

12.1.9 Clock *φ*1

This signal has the same period as internal clock ϕ .

Whether to output or stop clock ϕ_1 can be selected by software. However, the method of this selection depends on the processor mode. Table 12.1.5 lists the method to select whether to output or stop clock ϕ_1 . Figure 12.1.3 shows the clock ϕ_1 output start timing.

Table 12.1.5 Method to select whether to output or stop clock ϕ 1

Processor mode	Single-chip or Memory expansion mode	Microprocessor mode
Clock	Set the clock ϕ_1 output selection bit ⁻¹ to "1."	Clear the signal output disable selection bit ² to "0."
Clock φ1 stopped	Clear the clock ϕ_1 output selection bit to "0." (Pin P42 functions as a programmable I/O port.)	Set the signal output disable selection bit to "1." (Note)
Remark	Clock ϕ_1 is stopped after reset. The signal output disable selection bit is ignored.	Clock ϕ_1 is output after reset. The clock ϕ_1 output selection bit is ignored.

Clock ϕ 1 output selection bit*1: Bit 7 at address 5E16

Signal output disable selection bit'2: Bit 6 at address 6C16 (Refer to Table 12.1.2.)

Note: In this case, make sure that bit 2 at address C16 (Port P4 direction register) is set to "1."

When bit 2 at address A₁₆ (Port P4 register) = "0," "L" level is output: when this bit = "1," "H" level is output.

12.1 Signals required for accessing external devices




Fig. 12.1.3 Clock ϕ_1 output start timing (when clock ϕ_1 output selection bit is set from "0" to "1")




Fig. 12.1.4 Structure of oscillation circuit control register 0

12.1 Signals required for accessing external devices




Fig. 12.1.5 Relationship between setting of signal output disable selection bit and stop timing of clock ϕ_1 and \overline{E}

12.1 Signals required for accessing external devices

12.1.10 Operation of bus interface unit (BIU)

Figures 12.1.6 and 12.1.7 show operating waveform examples of signals which are input to or output from the external when accessing external devices. These waveforms are described in relation to the basic operating waveforms. (Refer to section "2.2.3 Operation of bus interface unit (BIU).")

(1) When fetching an instruction into an instruction queue buffer

- When an instruction which is next fetched resides at an even address. When the external data bus is 16 bits wide, the BIU fetches two bytes of the instruction at a time with waveform (a). When the external data bus is 8 bits wide, the BIU fetches only one byte of the instruction with the first half of waveform (e).
- When an instruction which is next fetched resides at an odd address. When the external data bus is 16 bits wide, the BIU fetches only one byte of the instruction with waveform (d). When the external data bus is 8 bits wide, the BIU fetches only one byte of the instruction with the first half of waveform (f).

When branched to an odd address by executing a branch instruction or others with the 16-bit external data bus, at first, the BIU fetches one byte of an instruction with waveform (d) and then fetches instructions by the two bytes with waveform (a).

(2) When reading or writing data from or to memory • I/O

- ① When accessing 16-bit data which starts from an even address, waveform (a) or (e) is applied.
- 2 When accessing 16-bit data which starts from an odd address, waveform (b) or (f) is applied.
- When accessing 8-bit data which resides at an even address, waveform (c) or the first half of waveform (e) is applied.
- When accessing 8-bit data which resides at an odd address, waveform (d) or the first half of waveform (f) is applied.

For instructions which are affected by data length flag (m) and index register length flag (x), an operation is applied as follows:

- •When "m" or "x" = "0," operation ① or ② is applied.
- •When "m" or "x" = "1," operation 3 or 4 is applied.

Settings of flags "m" and "x" and selection of the external data bus width do not affect each other.

12.1 Signals required for accessing external devices




Fig. 12.1.6 Operating waveform examples of signals which are input to or output from the external (1)

12.1 Signals required for accessing external devices




Fig. 12.1.7 Operating waveform examples of signals which are input to or output from the external (2)

12.2 Software wait

12.2 Software wait

The software wait facilitates access to external devices which require a long access time. There are two types of software waits: wait 0 and wait 1.

The software wait is set by the wait bit (bit 2 at address 5E16) and the wait selection bit (bit 0 at address 5F16). (Refer to **Table 12.2.1**.) Figure 12.2.1 shows the structures of the processor mode register 0 (address 5E16) and processor mode register 1 (address 5F16). Figure 12.2.2 shows bus timing examples when the software wait is used.

The software wait is valid only for the external area. (Access to the internal areas is always performed with no wait.)

Table 12.2.1 Setting method of software wait

Wait bit	Wait selection bit	Software wait	Bus cycle
1	0	Invalid (No wait)	Cycle of "internal clock ϕ divided by 2" (clock ϕ 1's cycle X 2)
0	0	Wait 0	"Cycle in the no-wait state" X 2 (clock φ1's cycle X 4)
0	1	Wait 1	"Cycle in the no-wait state" X 1.5 (clock φ1's cycle X 3)

12.2 Software wait




Fig. 12.2.1 Structures of processor mode register 0 and processor mode register 1

12.2 Software wait




Fig. 12.2.2 Bus timing examples when software wait is used (BYTE = "L").

12.3 Ready function

12.3 Ready function

The ready function facilitates access to external devices which require a long access time.

By applying "L" level to pin \overline{RDY} in the memory expansion or microprocessor mode, the microcomputer enters the ready state. While pin \overline{RDY} 's level is "L," this state is retained. Table 12.3.1 lists the microcomputer's state in the ready state.

In the ready state, oscillation of the oscillator does not stop. Therefore, the internal peripheral devices can operate even in the ready state. The ready function is valid for the internal and external areas.

Table 12.3.1 Microcomputer's state in ready state

Item	State
Oscillation	Operating
ϕ CPU	Stopped at "L" level
HLDA, E, R/W, BHE, ALE, A0 to A7, A8/D8 to A15/D15, A16/D0 to A23/D7, P43 to P47, P5 to P8	·
P42/φ1	 In the memory expansion mode When the clock φ1 output selection bit¹¹ = "1" Outputs clock φ1. When the clock φ1 output selection bit = "0" Retains the same state in which RDY was accepted. In the microprocessor mode When the signal output disable selection bit¹² = "1" Retains the same state in which RDY was accepted. When the signal output disable selection bit = "0" Outputs clock φ1.
Timers A and B, Serial I/O, A-D converter, Watchdog timer	Operating

Clock ϕ_1 output selection bit*1: Bit 7 at address 5E16

Signal output disable selection bit 2: Bit 6 at address 6C16

Note: When "L" level which was input to pin \overline{RDY} is sampled at one of the following timings, this signal is not accepted. (Note that ϕCPU is stopped at "L" level.)

- When the level of signal E is "H" while the bus is in use (Refer to ② in Figure 12.3.1.)
- Immediately before a wait generated by the software wait (Refer to ⑤ in Figure 12.3.1.)

12.3 Ready function

12.3.1 Operation in ready state

When "L" level is input to pin \overline{RDY} , this signal is accepted at the falling edge of clock $\phi 1$ and the microcomputer enters the ready state. The ready state can be terminated by setting pin \overline{RDY} 's level to "H" again. When "H" level is input to pin \overline{RDY} , this signal is also accepted at the falling edge of clock $\phi 1$ and the ready state is terminated. Figure 12.3.1 shows timings when the ready state is accepted and terminated. Refer to section "17.1 Memory expansion" for the way to use the ready function.

12.3 Ready function




Fig. 12.3.1 Timings when ready state is accepted and terminated

12.4 Hold function

12.4 Hold function

When an external circuit which accesses the bus without using the central processing unit (CPU), for example DMA, is used, it is necessary to generate a timing for transferring the right to use of the bus from the CPU to the external circuit. The hold function is used to generate this timing.

By applying "L" level to pin HOLD in the memory expansion or microprocessor mode, the microcomputer enters the hold state. While pin HOLD's level is "L," this state is retained. Table 12.4.1 lists the microcomputer's state in the hold state.

In the hold state, oscillation of the oscillator does not stop. Therefore, the internal peripheral devices can operate even in the hold state. (Note that the watchdog timer stops.)

Table 12.4.1 Microcomputer's state in hold state

Item	State
Oscillation	Operating
φCPU	Stopped at "L"
Ao to A7, A8/D8 to A15/D15,	Floating
A16/D0 to A23/D7, R/W, BHE	
HLDA, ALE	Outputs "L" level.
P42/φ1	In the memory expansion mode
,	■ When the clock ϕ_1 output selection bit ^{*1} = "1"
	Outputs clock ϕ 1.
	■ When the clock ϕ_1 output selection bit = "0"
	Retains the same state in which HOLD was accepted.
	In the microprocessor mode
	■ When the signal output disable selection bit ² = "1"
	Retains the same state in which HOLD was accepted.
	■ When the signal output disable selection bit = "0"
	Outputs clock ϕ 1.
P43 to P47, P5 to P8	Retains the same state in which HOLD was accepted.
Timers A and B, Serial I/O,	Operating
A-D converter	
Watchdog timer	Stopped

Clock ϕ 1 output selection bit^{*1}: Bit 7 at address 5E₁₆ Signal output disable selection bit^{*2}: Bit 6 at address 6C₁₆

12.4 Hold function

12.4.1 Operation in Hold state

When "L" level is input to pin HOLD while the bus is not in use, this signal is accepted at the falling edge of clock ϕ_1 in each bus cycle. When "L" level is input to pin HOLD while the bus is in use, this signal is accepted at the last falling edge of clock ϕ_1 . (Refer to **Figures 12.4.2 to 12.4.6**.) When word data which starts from an odd address is accessed by the two bus cycles, determination is performed only in the second bus cycle. (Refer to **Figure 12.4.1**.)

When "L" level which was input to pin $\overline{\text{HOLD}}$ is accepted, ϕCPU is stopped at the next rising edge of clock ϕ1 . At this time, pin $\overline{\text{HLDA}}$ outputs "L" level, and so the external is informed that the microcomputer is in the hold state. After one cycle of clock ϕ1 has passed since pin $\overline{\text{HLDA}}$'s level becomes "L," pins R/W, $\overline{\text{BHE}}$ and the external bus enter the floating state.

The hold state can be terminated by setting pin $\overline{\text{HOLD}}$'s level to "H" again. When "H" level is input to pin $\overline{\text{HOLD}}$, the signal is accepted at the falling edge of clock ϕ_1 . When "H" level which was input to pin $\overline{\text{HOLD}}$ is accepted, pin $\overline{\text{HLDA}}$'s level goes from "L" to "H." And then, the hold state is terminated after one cycle of clock ϕ_1 has passed.

Figures 12.4.2 to 12.4.6 show the timing when the hold state is accepted and terminated.

In the ready state, determination of pin HOLD's input level is not performed.




Fig.12.4.1 Determination when word data which starts from odd address is accessed by the two bus cycles




Fig. 12.4.2 Timing when hold state is accepted and terminated (1)




Fig. 12.4.3 Timing when hold state is accepted and terminated (2)




Fig. 12.4.4 Timing when hold state is accepted and terminated (3)




Fig. 12.4.5 Timing when hold state is accepted and terminated (4)




Fig. 12.4.6 Timing when hold state is accepted and terminated (5)

MEMO



CHAPTER 13 **RESET** 13.1 Hardware reset 13.2 Software reset

RESET

13.1 Hardware reset

How to reset the microcomputer is described below. There are two methods to reset the microcomputer: hardware reset and software reset.

13.1 Hardware reset

When the power source voltage satisfies the recommended operating conditions, the microcomputer is reset by applying "L" level to pin RESET. (This is called "Hardware reset.") Figure 13.1.1 shows an example of hardware reset timing.




Fig. 13.1.1 Example of hardware reset timing (when main clock is stably supplied.)

The microcomputer's operation during periods ① to ④ is described below.

- ① After "L" level is applied to pin RESET, pins are initialized within a period of several ten ns. (Refer to **Table 13.1.1.**)
- ② While pin RESET is at "L" level or within a period of 4 to 5 cycles of internal clock ϕ after pin RESET's level changes from "L" to "H," the central processing unit (CPU) and SFR area are initialized. At this time, the contents of the internal RAM area is undefined (except the cases where the stop or wait mode is terminated.). Refer to **Figures 13.1.2 to 13.1.6.**
- After ②, "Internal processing sequence after reset" is performed. Refer to Figure 13.1.7.
- A program is executed beginning with the address set in the reset vector addresses (addresses FFFE16 and FFFF16).

13.1.1 Pin state

Table 13.1.1 lists the pin state while pin $\overline{\text{RESET}}$ is at "L" level.

Table 13.1.1 Pin state while pin RESET is at "L" level

	Pin CNVss's level	Pin (Port) name	Pin state
Mask ROM version	Vss or Vcc	P0 to P8	Floating
		Ē	"H" level is output.
Built-in PROM version	Vss	P0 to P8	Floating
		Ē	"H" level is output.
	Vcc	P0, P1,	Floating
		P3 to P8	
		P2	•Floating when "H" level is applied
			to both or one of pins P51 and P52
			•"H" or "L" level is output when
			"L" level is applied to both of pins
			P51 and P52.
		Ē	"H" level is output.
External ROM version	Vcc	A0 to A7,	Undefined value is output.
		A8/D8 to A23/D7, BHE	
		R/W, HLDA, Ē,	"H" level is output.
		ALE	"L" level is output.
		P4 to P8	Floating

RESET

13.1 Hardware reset

13.1.2 State of CPU, SFR area, and internal RAM area

Figure 13.1.2 shows the state of the CPU registers immediately after reset. Figures 13.1.3 to 13.1.6 show the state of the SFR area and internal RAM area immediately after reset.




Fig. 13.1.2 State of CPU registers immediately after reset

■SFR area (addresses 016 to 7F16)

Abbreviations and symbols which represent access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid.

RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid. It is impossible to read the bit state.

: Not implemented. It is impossible to read the bit state. The written value becomes invalid.

0: "0" immediately after reset.

1: "1" immediately after reset.

?: Undefined immediately after reset.

0 : Always "0" at reading

: Always undefined at reading

: "0" immediately after reset. Must be fixed to "0."

Addre	ss Register name	Access characteristics b0	State immediately after reset
016			?
116			?
216	Port P0 register	RW	?
316	Port P1 register	RW	?
416	Port P0 direction register	RW	0016
516	Port P1 direction register	RW	0016
6 16	Port P2 register	RW	?
716	Port P3 register	RW	0 0 0 0 ?
816	Port P2 direction register	RW	0016
916	Port P3 direction register	RW	0 0 0 0 0 0 0 0
A16	Port P4 register	RW	?
B16	Port P5 register	RW	?
C16	Port P4 direction register	RW	0016
D16	Port P5 direction register	RW	0016
E16	Port P6 register	RW	?
F16	Port P7 register	RW	?
1016	Port P6 direction register	RW	0016
1116	Port P7 direction register	RW	0016
1216	Port P8 register	RW	?
1316			?
1416	Port P8 direction register	RW	0016
1516			?
16 16			?
1716			?
1816			?
1916			?
1A16			?
1B16			?
1C ₁₆	(Reserved area)*		?
1D16	(Reserved area)*		?
1E16	A-D control register 0	RW	0 0 0 0 0 ? ? ?
1F16	A-D control register 1	RW RW	? ? 0 0 0 ? 1 1

^{*} Do not write data to addresses 1C₁₆ and 1D₁₆.

Fig. 13.1.3 State of SFR area and internal RAM area immediately after reset (1)

13.1 Hardware reset

Addr	ress Register name	b7 Access	character	istics b0	State i	immedia	ately afte	r reset
2016	A-D register 0		RO				?	
2116	A D register o	\	RO			?		?
2216	A-D register 1		RO				?	
2316	/ Lagiolo: 1	,	RO			?		? ?
2416	A-D register 2		RO				?	
2516	/ La regional L	>	RO			?		? ?
2616	A-D register 3		RO				?	
2716	/ La regional a	,	RO			?		? ?
2816	A-D register 4		RO				?	
2916	- 3.2	,	RO			?		? ?
2A16	A-D register 5		RO				?	
2B16		>	RO			?		? ?
2C16	A-D register 6		RO				?	
2D16	3		RO			?		? ?
2E16	A-D register 7		RO				?	
2F16		RO			00	?		? ?
	UART0 transmit/receive mode register		RW	0	100		0016	
3116	UART0 baud rate register	,	WO				?	
3216 3316	UART0 transmission buffer register		WO	WO			?	
3416	UART0 transmit/receive control register 0	RW	RO	RW	0 0	0 0		
3516	UART0 transmit/receive control register 1	RO	R	WRORW	0 0	0 0		1 0
3616	UART0 receive buffer register		RO				?	
3716	Critical reserve summer register.			RO	0 0	0 0		0 3
3816	UART1 transmit/receive mode register	4	RW				0016	
3916	UART1 baud rate register		WO				?	
3A16	UART1 transmission buffer register	44	WO				?	
3B16	J (l wo			?	
3C16	UART1 transmit/receive control register 0	RW	RO	RW	0 0	0 0		
3D16	UART1 transmit/receive control register 1	RO		WRORW	0 0	0 0		1 0
3E16	UART1 receive buffer register		RO				?	
3F16				RO	0 0	0 0	0 0	0 ?

Fig. 13.1.4 State of SFR area and internal RAM area immediately after reset (2)

Addres	s Register name	Access characteristics	State immediately after reset					
40	Count start flog		b7 b0					
4016	Count start flag	RW	0016 ?					
4116	0 1 1 1 1 1	1410						
4216	One-shot start flag	WO WO	10101010					
4316 4416	Up-down flag	WO RW	?					
	op-down nag	VVO	?					
4516 4646		*1	?					
4616	Timer A0 register	*1	?					
4716 4846		*1	?					
4816 4916	Timer A1 register	*1	?					
4916 4A16		*1	?					
4B16	Timer A2 register	*1	?					
4C16		*1	?					
4D16	Timer A3 register	*1	?					
4E16	<u>-</u> :	*1	?					
4F16	Timer A4 register	*1	?					
5016	T: Do	*1	?					
5116	Timer B0 register	*1	?					
5216	Timor P1 register	*1	?					
5316	Timer B1 register	*1	?					
5416	Timer B2 register	*1	?					
5516	Timer bz register	*1	?					
56 16	Timer A0 mode register	RW	0016					
5716	Timer A1 mode register	RW	0016					
5816	Timer A2 mode register	RW	0016					
5916	Timer A3 mode register	RW	0016					
5A16	Timer A4 mode register	RW	0016					
5B16	Timer B0 mode register	RW *2 RW	0 0 ? ? 0 0 0 0					
5C16	Timer B1 mode register	RW *2 RW	0 0 ? ? 0 0 0 0					
5D16	Timer B2 mode register	RW *2 RW	0 0 ? ? 0 0 0 0					
5E16	Processor mode register 0	RW WORW *3 RW	0 0 0 0 0 0 *3 0					
5 F 16	Processor mode register 10	RW	0					


^{*1} Access characteristics at addresses 4616 to 5516 vary according to the timer's operating mode. (Refer to chapters "6. TIMER A" and "7. TIMER B.")

Fig. 13.1.5 State of SFR area and internal RAM area immediately after reset (3)

^{*2} Access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to chapter "7. TIMER B.")

^{*3} Access characteristics for bit 1 at address 5E₁₆ and its state immediately after reset vary according to the voltage level applied to pin CNVss. (Refer to section "2.5 Processor modes.")

13.1 Hardware reset



- ■Internal RAM area (M37733MHBXXXFP: addresses 8016 to FFF16)
 - At hardware reset

(not including the case where the stop or wait mode is terminated)...Undefined.

- At software reset...Retains the state immediately before reset.
- When the stop or wait mode is terminated (when hardware reset is applied)...Retains the state immediately before the STP or WIT instruction was executed.

Fig. 13.1.6 State of SFR area and internal RAM area immediately after reset (4)

13.1.3 Internal processing sequence after a reset

Figure 13.1.7 shows the internal processing sequence after reset.




Fig. 13.1.7 Internal processing sequence after reset

RESET

13.1 Hardware reset

13.1.4 Time required for applying "L" level to pin RESET

Time required for applying "L" level to pin RESET varies according to the main clock oscillation circuit's state.

- ■The case where an oscillator is stably oscillating or an external clock is stably input from pin X_{IN} Apply "L" level for 2 μ s or more.
- ■The case where an oscillator is not stably oscillating (including the cases where power-on reset is applied and where the microcomputer operates in the stop mode)

Apply "L" level until oscillation is stabilized.

The time required for stabilizing oscillation varies according to the oscillator. For details, contact with the oscillator manufacturer.

Figure 13.1.8 shows power-on reset conditions. Figure 13.1.9 shows an example of a power-on reset circuit.

* For the stop mode, refer to chapter "11. STOP MODE AND WAIT MODES." For clocks, refer to chapter "14. CLOCK GENERATING CIRCUIT."




Fig. 13.1.8 Power-on reset conditions




Fig. 13.1.9 Example of power-on reset circuit

13.2 Software reset

When the power source voltage satisfies the recommended operating conditions and the main clock is stably supplied (**Note**), the microcomputer is reset by writing "1" to the software reset bit (bit 3 at address 5E₁₆). (This is called "Software reset.") In this case, the microcomputer initializes pins, CPU, and SFR area as in the case of a hardware reset. However, the microcomputer retains the contents of the internal RAM area. (Refer to **Table 13.1.1** and **Figures 13.1.2. to 13.1.6.**)

After completing initialization, the microcomputer performs "internal processing sequence after reset." (Refer to **Figure 13.1.7.**) Then, a program is executed beginning with the address set in the reset vector addresses (addresses FFFE16 and FFFF16).

Note: This means "when a oscillator is stably oscillating or when an external clock is stably input from pin XIN." For clocks, refer to chapter "14. CLOCK GENERATING CIRCUIT."




Fig. 13.2.1 Structure of processor mode register 0

CHAPTER 14 CLOCK GENERATING CIRCUIT

- 14.1 Overview
- 14.2 Oscillation circuit example
- 14.3 Clock control

14.1 Overview

The clock generating circuit is described below.

14.1 Overview

This clock generating circuit includes two oscillation circuits, which are main-clock and sub-clock oscillation circuits. Each of the main and sub clocks can be used as an operating clock for the CPU, internal peripheral devices, and clock timer.

Table 14.1.1 Main-clock and sub-clock oscillation circuits

	Main-clock oscillation circuit	Sub-clock oscillation circuit
Usage of clock	Operating clock source of CPU	
	Operating clock source of internal	
	peripheral devices	
	Operating clock source of clock timer	
Resonator/Oscillator	Ceramic resonator	Quartz-crystal oscillator
which can be connected	Quartz-crystal oscillator	
Pins which are connected to	Pins XIN and XOUT	Pins XCIN and XCOUT
resonator/oscillator		
Oscillation stop/restart (Note 2)	Available	Not available
Oscillator's state just after	Operating	Stopped (Note 1)
reset		
Remarks	A clock which is externally generated	A clock which is externally
	can be input.	generated can be input.
		Sub clock can be input to external
		devices. (Refer to 14.3.1.)

- **Notes 1:** Immediately after reset, pins XCIN and XCOUT function as ports P77 and P76, respectively. The oscillator starts operating when pins' function is switched by the port-XC selection bit (bit 4 at address 6C16).
 - 2: Whether oscillation is stopped or restarted is set by the main clock stop bit (bit 2 at address 6C₁₆). In the main-clock/sub-clock oscillation circuit, oscillation can be stopped by the STP instruction; oscillation can be restarted by an interrupt request generated. (Refer to Figure 14.3.9.)

14.2 Oscillation circuit example

14.2 Oscillation circuit example

Main-clock and sub-clock oscillation circuits' examples are described below.

14.2.1 Main-clock oscillation circuit example

To the main-clock oscillation circuit, a resonator/ oscillator can be connected, or a clock which is externally generated can be input.

(1) Connection example of resonator/oscillator

Figure 14.2.1 shows an example where pins XIN and XOUT connect across a ceramic resonator/quartz-crystal oscillator.

Circuit constants such as Rf, Rd, CIN, and COUT (shown in Figure 14.2.1) depend on the resonator/oscillator. These values shall be set to the resonator/oscillator manufacturer's recommended values.

(2) Input example of clock which is externally generated

Figure 14.2.2 shows an input example of a clock which is externally generated.

When inputting a main clock from an external circuit, set "1" to bit 1 of the main-clock oscillation circuit control register 1. (Refer to Figure 14.3.3.) By this setting, the main-clock oscillation circuit stops operating and power consumption can be held down. Note that this bit has a function to select return conditions from the stop mode. (Refer to chapter "11. STOP AND WAIT MODES.") Furthermore, when writing to the oscillation circuit control register 1, follow the procedure shown in Figure 14.3.4.

When inputting a main clock from an external circuit, that the external clock must be input from pin XIN, and pin XOUT must be left open.




Fig. 14.2.1 Connection example of resonator/oscillator




Fig. 14.2.2 Externally generated clock input example

14.2 Oscillation circuit example

14.2.2 Sub-clock oscillation circuit example

To the Sub-clock oscillation circuit, an oscillator can be connected, or a clock which is externally generated can be input.

(1) Connection example of oscillator

When using an oscillator, connect a quartz-crystal oscillator between pins XCIN and XCOUT. (A ceramic resonator cannot be connected.) Figure 14.2.3 shows a quartz-crystal oscillator connection example.

Circuit constants such as Rcf, Rcd, Ccin, and Ccout (shown in Figure 14.2.3) depend on the oscillator. These values shall be set to the oscillator manufacturer's recommended values. When connecting an oscillator to the sub-clock oscillation circuit, set the port-Xc selection bit (bit 4 at address 6C16) to "1" and the sub clock external input selection bit (bit 2 at address 6F16) to "0." Note that the sub clock external input selection bit has a function to select return conditions from the stop mode. (Refer to chapter "11. STOP AND WAIT MODES.")

(2) Input example of clock which is externally generated

Figure 14.2.4 shows an input example of a clock which is generated in an external circuit. When inputting a sub clock from an external circuit, be sure to set the sub clock external input selection bit to "1," and then, select pins XCIN and XCOUT by the port-Xc selection bit. In this case, an externally generated clock is input to pin XIN, and pin XOUT functions as pin P76/AN6. Note that the sub clock external input selection bit has a function to select return conditions from the stop mode. (Refer to chapter "11. STOP AND WAIT MODES.")

If the sub-clock output selection bit (bit 1 at address 6D16) is set to "1" when the port-Xc selection bit = "1" (Note), sub clock ϕ SUB is output from port P67. Accordingly, a 32-kHz sub clock can be supplied to external gates.

Note: At this time, a sub clock is used.




Fig. 14.2.3 Connection example of quartz-crystal oscillator




Fig. 14.2.4 Externally generated clock input example

14.3 Clock control

14.3 Clock control

Figure 14.3.1 shows the clock generating circuit block diagram.




Fig. 14.3.1 Clock generating circuit block diagram

14.3 Clock control

14.3.1 Clock generated in clock generating circuit

(1) System clock

It is the clock source of the system clock divided by 2, internal clock ϕ , clock ϕ 1, and clocks f2 to f512. (Refer to **Figure 14.3.1.**) Each of the main clock, main clock divided by 8, and the sub clock can be selected as the system clock by the system clock selection bit (bit 3 at address 6C16). Table 14.3.1 lists clock combinations of the system clock, internal clock ϕ , ϕ 1, and f2.

Table 14.3.1 Clock combinations of system clock, internal clock ϕ , ϕ 1, and f2

Port-Xc selection bit (bit 4 at 6C16)	System clock selection bit (bit 3 at 6C ₁₆)	Main clock division selection bit (bit 0 at 6C16)	System clock	Internal clock φ, φ1, f2
	0	0	Main clock	Main clock divided by 2
0		1	Main clock	Main clock
(Sub clock is not	1	0	Main clock divided by 8	Main clock divided by 16
used.)		1	Main clock divided by 8	Main clock divided by 8
	0	0	Main clock	Main clock divided by 2
1		1	Main clock	Main clock
(Sub clock is used.)	1	0	Sub clock	Sub clock divided by 2
		1		

(2) Main clock

It is the clock supplied by the main-clock oscillation circuit. This clock is selected as the system clock immediately after reset.

After the sub clock is selected as the system clock, the main-clock supply is stopped/restarted by the main clock stop bit (bits 2 at address 6C₁₆). (Refer to **Figures 14.3.6 and 14.3.7.**)

By stopping the main-clock supply, power consumption can be held down.

Figure 14.3.5 shows the clock f_2 state transition when a sub clock is not used because the port-Xc selection bit (bit 4 at address $6C_{16}$) = "0." During reset and till after reset state is terminated, the main clock divided by 2 is selected as clock f_2 . If the system clock selection bit (bit 3 at address $6C_{16}$) is set to "1," at this time, the main clock divided by 16 is selected as clock f_2 , and the clock frequency which is supplied to the CPU and peripheral devices becomes 1/8. Though this slow down the processing speed, current consumption is held down. Furthermore, by setting "1" to both of the main clock division selection bit (bit 0 at address $6F_{16}$) and system clock selection bit, the main clock divided by 8 is selected as clock f_2 .

When the port-Xc selection bit = "0," clock fC32, which is the main clock divided by 32, is connected as the timer B2's count source if the timer B2 clock source selection bit (bit 1 at address 6D16) = "1" and timer B2 is used as a clock timer. By this, even when the main clock's ratio is changed, the clock timer can use the same clock source. (Refer to **Figure 14.3.1.**)

14.3 Clock control

(3) Sub clock

It is the clock supplied by the sub-clock oscillation circuit. The sub-clock supply is stopped immediately after reset (**Note**). When the port-Xc selection bit (bit 4 at address 6C16) is set to "1," the sub-clock oscillation circuit starts operating, in other words, oscillation starts or an external clock is input. Furthermore, in this case, fC32 (sub clock divided by 32) is connected. (Refer to section "**7.6 Clock timer.**")

Furthermore, a sub clock can be the system clock by specifying the system clock selection bit after the oscillation is stabilized. (Refer to **Figure 14.3.6.**)

The XCOUT pin's drivability can be lowered by the XCOUT drivability selection bit (bit 0 at address 6C16) after oscillation of the sub-clock oscillation circuit is stabilized.

By lowering the XCOUT pin's drivability, power consumption is held down.

When a sub clock is used, in other words, bit 4 at address 6C₁₆ = "1," sub clock ϕ SUB is output from pin P67/TB2IN/ ϕ SUB if the sub-clock output selection bit (bit 1 at address 6D₁₆) is set to "1."

Note: At this time, the oscillator which is connected to the sub-clock oscillation circuit stops operating, and pins XCIN and XCOUT function as ports P76 and P77.

(4) Internal clock ϕ

It is the CPU's operating clock source, and its clock source is the system clock.

(5) Clocks f2 to f512

Each of them is the internal peripheral devices' operating clock, and its clock source is the system clock.

(6) Clock *ϕ* 1

It is output to external circuits and has the same period as internal clock ϕ , and its clock source is the system clock.

(7) fC32

It is the main clock/sub clock divided by 32 (Refer to Figure 14.3.1.) and the count source of the clock timer. (Refer to "7.6 Clock timer.")

(8) Sub clock φSUB

Sub clock ϕ SUB is output from port P67 if the sub clock output selection bit (bit 1 at address 6D16) is set to "1" when the port Xc selection bit = "1," in other words, when the sub clock is used. Therefore, the 32-kHz sub clock can be supplied to the external gate.




Fig. 14.3.2 Structure of oscillation circuit control register 0




Fig. 14.3.3 Structure of oscillation circuit control register 1




Fig. 14.3.4 Procedure for writing data to oscillation circuit control register 1




Fig. 14.3.5 Clock f2 state transition (when sub clock is not used)

14.3 Clock control

14.3.2 System clock switching procedure

Figures 14.3.6 to 14.3.8 show the system clock switching procedure.




Fig. 14.3.6 System clock switching procedure (1)




Fig. 14.3.7 System clock switching procedure (2)




Fig. 14.3.8 System clock switching procedure (3)

14.3 Clock control

14.3.3 Clock transition

Figure 14.3.9 shows the clock transition.




Fig. 14.3.9 Clock transition

14.3 Clock control

14.3.4 Clock prescaler reset

The clock prescaler, which divides a sub clock by 32, is reset by writing "1" to the clock prescaler reset bit (bit 7 at address 6F16). By this function, the count source (fC32) error immediately after the clock timer starts counting can be held down. Figure 14.3.10 shows the operation timing of the clock prescaler and timer B2.




Figure 14.3.10 Operation timing of clock prescaler and timer B2

Memo



CHAPTER 15

ELECTRICAL CHARACTERISTICS

- 15.1 Absolute maximum ratings
- 15.2 Recommended operating conditions
- 15.3 Electrical characteristics
- 15.4 A-D converter characteristics
- 15.5 Internal peripheral devices
- 15.6 Ready and Hold
- 15.7 Single-chip mode
- 15.8 Memory expansion mode and Microprocessor mode : with no wait
- 15.9 Memory expansion mode and Microprocessor mode: with wait 1
- 15.10 Memory expansion mode and Microprocessor mode: with wait 0
- 15.11 Measuring circuit for ports P0 to P8 and pins ϕ_1 and \overline{E}

15.1 Absolute maximum ratings

M37733MHBXXXFP's electrical characteristics are described below.

For low voltage version, refer to section "18.4 Electrical characteristics."

For the latest data, inquire of addresses described last (**CONTACT ADDRESSES FOR FURTHER INFORMATION").

15.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7	V
AVcc	Analog power source voltage		-0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, VREF, XIN		-0.3 to Vcc+0.3	V
Vo	Output voltage P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, Xout, E		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature	All Vision	-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

15.2 Recommended operating conditions

15.2 Recommended operating conditions

Recommended operating conditions ($Vcc = 5 V \pm 10 \%$, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter			Limits		Unit
Symbol			Min.	Тур.	Max.	Unit
Vcc	Power source voltage	f(X _{IN}):Operating	4.5	5.0	5.5	V
VCC		$f(X_{IN})$:Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$	2.7		5.5	V
AVcc	Analog power source voltage			Vcc		V
Vss	Power source voltage			0		V
AVss	Analog power source voltage			0		V
	High-level input voltage	P0 ₀ –P0 ₇ , P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ ,				
ViH		P50-P57, P60-P67, P70-P77,	0.8 Vcc		Vcc	V
• •		P80-P87, XIN, RESET, CNVss,	0.0 100		00	V
		BYTE, Xcin (Note 3)				
VIH	High-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇	0.8 Vcc		Vcc	V
V 111		(in single-chip mode)	0.0 700			V
	High-level input voltage	P10-P17, P20-P27				
Vih		(in memory expansion mode and	0.5 Vcc		Vcc	V
		microprocessor mode)				
	Low-level input voltage	P0 ₀ –P0 ₇ , P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ ,	San Property lives			
VIL		P50–P57, P60–P67, P70–P77,	0		0.2 Vcc	V
VIL		P80-P87, XIN, RESET, CNVss,			0.2 000	V
		BYTE, Xcin (Note 3)				
VIL	Low-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇	0		0.2 Vcc	V
VIL		(in single-chip mode)			0.2 000	V
	Low-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇				
VIL		(in memory expansion mode and	0		0.16 Vcc	V
		microprocessor mode)				V
	High-level peak output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,				
OH (peak)		P30-P33, P40-P47, P50-P57,			-10	mA
		P60-P67, P70-P77, P80-P87				
	High-level average output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,				
OH (avg)		P30-P33, P40-P47, P50-P57,			- 5	mA
		P60-P67, P70-P77, P80-P87				
	Low-level peak output current	P00-P07, P10-P17, P20-P27,				
OL (peak)		P3 ₀ -P3 ₃ , P4 ₀ -P4 ₃ , P5 ₄ -P5 ₇ ,			10	mA
		P60-P67, P70-P77, P80-P87				
OL (peak)	Low-level peak output current	P4 ₄ –P4 ₇ , P5 ₀ –P5 ₃			20	mA
	Low-level average output current	P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ ,				
OL (avg)		P3 ₀ -P3 ₃ , P4 ₀ -P4 ₃ , P5 ₄ -P5 ₇ ,			5	mA
		P60-P67, P70-P77, P80-P87				
OL (avg)	Low-level average output current	<u> </u>			15	mA
f(XIN)	Main-clock oscillation frequency	(Note 4)			25	MHz
f(Xcin)	Sub-clock oscillation frequency			32.768	50	kHz

Notes 1: Average output current is the average value of a 100 ms interval.

- 2: The sum of IoL(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IoH(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IoL(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3: Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1."
- **4:** The maximum value of $f(X_{IN}) = 12.5$ MHz when the main clock division selection bit = "1."

15.3 Electrical characteristics

15.3 Electrical characteristics

Electrical characteristics (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 \text{ MHz}$, unless otherwise noted)

Symbol			Magazing conditions		Unit		
Symbol		ameter	Measuring conditions	Min.	Тур.	Max.	Unit
Vон	High-level output voltage	P00-P07, P10-P17, P20-P27, P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87	Iон = −10 mA	3			V
Vон	High-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	Iон = −400 <i>µ</i> A	4.7			V
Vон	High-level output voltage	P3 ₀ –P3 ₂	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.1 4.8			V
Vон	High-level output voltage	Ē	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.4 4.8			V
Vol	Low-level output voltage	P00–P07, P10–P17, P20–P27, P33, P40–P43, P54–P57, P60–P67, P70–P75, P80–P87	IoL = 10 mA			2	V
Vol	Low-level output voltage	P44-P47, P50-P53	IoL = 20 mA			2	V
Vol	Low-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	loL = 2 mA			0.45	V
Vol	Low-level output voltage	P3 ₀ –P3 ₂	IoL = 10 mA			1.9 0.43	V
Vol	Low-level output voltage	Ē	IoL = 10 mA			1.6 0.4	V
V _{T+} V _{T-}		, TA0IN-TA4IN, TB0IN-TB2IN, ADTRG, CTS0, CTS1, CTS2, CLK0, 2, KI0-KI3	70,	0.4		1	٧
V _{T+} -V _{T-}	Hysteresis RESET	A		0.2		0.5	V
	Hysteresis X _{IN}			0.1		0.4	V
V _{T+} –V _{T-}		external clock is input)		0.1		0.4	V
Іін	High-level input current	P0o-P07, P1o-P17, P2o-P27, P3o-P33, P4o-P47, P5o-P57, P6o-P67, P7o-P77, P8o-P87, XIN, RESET, CNVss, BYTE	V _I = 5 V			5	μΑ
Iιι	Low-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P53, P60, P61, P65- P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE	V _I = 0 V			– 5	μΑ
lı.	Low-level input current	P54–P57, P62–P64	V _I = 0 V, without a pull-up transistor V _I = 0 V,	-0.25	-0.5	- 5	μA
			with a pull-up transistor		-0.5	-1.0	mA
V_{RAM}	RAM hold voltage		When clock is stopped	2			V

15.3 Electrical characteristics 15.4 A-D converter characteristics

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol Parameter			Measuring conditions		Limits		
Cyrribor	i arameter				Тур.	Max.	Unit
			Vcc = 5 V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 12.5$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		9.5	19	mA
Power source pins are and the	la cingle chia	Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 1.5625$ MHz), $f(X_{CIN})$: Stopped, in operating (Note 1)		1.3	2.6	mA	
	Power source current	mode, output pins are open, and the other	Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		10	20	μΑ
			Vcc = 5 V, f(X _{IN}) : Stopped, f(X _{CIN}) : 32.768 kHz, in operating (Note 3)		50	100	μΑ
			Vcc = 5 V, f(X _{IN}): Stopped, f(X _{CIN}): 32.768 kHz, when the WIT instruction is executed (Note 4)		5	10	μΑ
			Ta = 25 °C, when clock is stopped			1	μΑ
			Ta = 85 °C, when clock is stopped			20	μΑ

- **Notes 1:** This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."
 - 2: This is applied when the main clock external input selection bit = "1" and the system clock stop selection bit at wait state = "1."
 - 3: This is applied when the CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 - 4: This is applied when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1."

15.4 A-D converter characteristics

A-D CONVERTER CHARACTERISTICS (Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, f(Xin) = 25 MHz (Note), unless otherwise noted)

Symbol	Parameter	Measuring conditions		Limits			
Symbol	raiailletei	Measuring conditions	Min.	Тур.	Max.	Unit	
_	Resolution	VREF = VCC			10	Bits	
_	Absolute accuracy	VREF = VCC			± 3	LSB	
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ	
tconv	Conversion time		9.44			μs	
VREF	Reference voltage		2		Vcc	V	
VIA	Analog input voltage		0		Vref	V	

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

15.5 Internal peripheral devices

15.5 Internal peripheral devices

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Timer A input (Count input in event counter mode)

Symbol	Parameter		Limits		
Symbol			Max.	Unit	
tc(TA)	TAin input cycle time	80		ns	
tw(TAH)	TAin input high-level pulse width	40		ns	
tw(TAL)	TAin input low-level pulse width	40		ns	

Timer A input (Gating input in timer mode)

Symbol	Parameter	Data formula (Min.)	Limits		Unit
Syllibol	raiametei	Data formula (Min.)	Min.	Max.	Offic
t _{c(TA)}	TAin input cycle time (Note 3)	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	320		ns
tw(TAH)	TAin input high-level pulse width (Note 3)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns
tw(TAL)	TAin input low-level pulse width (Note 3)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Data formula (Min.)	Lin	Unit	
Symbol	i didilicici	 Data formula (Min.)	Min.	Max.	OTILL
tc(TA)	TAin input cycle time	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	320		ns
tw(TAH)	TAin input high-level pulse width		80		ns
tw(TAL)	TAin input low-level pulse width		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
tw(TAH)	TAin input high-level pulse width	80		ns
tw(TAL)	TAin input low-level pulse width	80		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter		Limits		
			Max.	Unit	
tc(UP)	TAiout input cycle time	2000		ns	
tw(UPH)	TAiout input high-level pulse width	1000		ns	
tw(UPL)	TAiout input low-level pulse width	1000		ns	
tsu(UP-Tin)	TAiout input setup time	400		ns	
th(TIN-UP)	TAiout input hold time	400		ns	

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: f(f₂) represents the clock f₂ frequency. For the relationship with the main clock and sub clock, refer to **Table 14.3.1**.
 - 3: The TAin input cycle time must be 4 cycles of a count source or more.

The TAin input high-level pulse width and low-level pulse width must be 2 cycles of a count source or more, respectively.

15.5 Internal peripheral devices

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter Measuring conditions		Lin	Unit	
Symbol	raianietei	Weasuring conditions	Min.	Max.	Offic
		$f(X_{IN}) = 8 MHz$	800		ns
t _{c(TA)}	TAjın input cycle time	$f(X_{IN}) = 16 \text{ MHz}$	800		ns
		$f(X_{IN}) = 25 \text{ MHz}$	800		ns
	TAjın input setup time	$f(X_{IN}) = 8 \text{ MHz}$	500		ns
tsu(TAjın-TAjout)		$f(X_{IN}) = 16 \text{ MHz}$	250		ns
		$f(X_{IN}) = 25 \text{ MHz}$	200		ns
	TAjou⊤ input setup time	$f(X_{IN}) = 8 \text{ MHz}$	500		ns
tsu(ТАјоит-ТАјім)		$f(X_{IN}) = 16 \text{ MHz}$	250		ns
		$f(X_{IN}) = 25 \text{ MHz}$	200		ns


Note: This is applied when the main clock division selection bit = "0."




15.5 Internal peripheral devices

Internal peripheral devices


- Count input in event counter mode
- •Gating input in timer mode
- •External trigger input in one-shot pulse mode
- •External trigger input in pulse width modulation mode



●Up-down input and count input in event counter mode



●Two-phase pulse input in event counter mode



Measuring conditions

- •Vcc = 5 V ± 10 %
- •Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

15.5 Internal peripheral devices

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lin	Unit	
		Min.	Max.	Offic
tc(TB)	TBin input cycle time (One edge count)	80		ns
tw(TBH)	TBin input high-level pulse width (One edge count)	40		ns
tw(TBL)	TBin input low-level pulse width (One edge count)	40		ns
tc(TB)	TBin input cycle time (Both edges count)	160		ns
tw(TBH)	TBin input high-level pulse width (Both edges count)	80		ns
tw(TBL)	TBin input low-level pulse width (Both edges count)	80		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Data formula (Min.)	Limits		Unit
Symbol	Parameter Data formula (Min.)		Min.	Max.	Oill
t _{c(TB)}	TBin input cycle time (Note 1)	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	320		ns
tw(TBH)	TBin input high-level pulse width (Note 1)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns
tw(TBL)	TBiin input low-level pulse width (Note 1)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Data formula (Min.)	Lin Min.	nits Max.	Unit
t _{c(TB)}	TBin input cycle time	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	320		ns
tw(TBH)	TBin input high-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns
tw(TBL)	TBin input low-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	160		ns

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (Minimum allowable trigger)	1000		ns
tw(ADL)	ADTRG input low-level pulse width	125		ns

Serial I/O

Completed	Parameter	Lim	Unit	
Symbol		Min.	Max.	Ullit
tc(CK)	CLK _i input cycle time	200		ns
tw(CKH)	CLK _i input high-level pulse width	100		ns
tw(CKL)	CLK _i input low-level pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Notes 1: The TBin input cycle time must be 4 cycles of a count source or more.

The TBin input high-level pulse width and low-level pulse width must be 2 cycles of a count source or more, respectively.

2: f(f₂) represents the clock f₂ frequency.


For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.5 Internal peripheral devices

External interrupt INT: input, Key input interrupt KI: input

Cymbol	Doromotor		Limits	
Symbol	Parameter	Min.	Max.	Unit
tw(INH)	INT: input high-level pulse width	250		ns
tw(INL)	INT: input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns

Internal peripheral devices



Measuring conditions

• Vcc = 5 V ± 10 %

• Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$ • Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

15.5 Internal peripheral devices

15.6 Ready and Hold

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$\mathbf{t}_{su(RDY-\phi_1)}$	RDY input setup time	55		ns
$\mathbf{t}_{su(HOLD-\phi_1)}$	HOLD input setup time	55		ns
$\mathbf{t}_{h(\phi_1-RDY)}$	RDY input hold time	0		ns
th(∅1−HOLD)	HOLD input hold time	0		ns


Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

Switching characteristics (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz, unless otherwise noted)


Symbol	Parameter	Conditions	Limits		Unit
		Conditions	Min.	Max.	O'III
\mathbf{t} d(ϕ 1-HLDA)	HLDA output delay time	Fig. 15.11.1		50	ns

15.6 Ready and Hold


Ready



With wait



Hold



Measuring conditions

• Vcc = 5 V ± 10 %

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

15.7 Single-chip mode

15.7 Single-chip mode

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
Syllibol		Min.	Max.	Offic
t c	External clock input cycle time (Note 2)	40		ns
tw(H)	External clock input high-level pulse width (Note 3)	15		ns
tw(L)	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(P0D-E)	Port P0 input setup time	60		ns
tsu(P1D-E)	Port P1 input setup time	60		ns
tsu(P2D-E)	Port P2 input setup time	60		ns
tsu(P3D-E)	Port P3 input setup time	60		ns
tsu(P4D-E)	Port P4 input setup time	60		ns
tsu(P5D-E)	Port P5 input setup time	60		ns
tsu(P6D-E)	Port P6 input setup time	60		ns
tsu(P7D-E)	Port P7 input setup time	60		ns
tsu(P8D-E)	Port P8 input setup time	60		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns


- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of $tw_{(H)}/tc$ and $tw_{(L)}/tc$ must be set to values from 0.45 through 0.55.

Switching characteristics ($Vcc = 5 V \pm 10 \%$, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25$ MHz (Note 1), unless otherwise noted)

Cymbol	Doromotor	Conditions	Lin	11.2	
Symbol	Parameter	Conditions	Min.	Max.	Unit
td(E-P0Q)	Port P0 data output delay time			80	ns
td(E-P1Q)	Port P1 data output delay time			80	ns
td(E-P2Q)	Port P2 data output delay time			80	ns
td(E-P3Q)	Port P3 data output delay time			80	ns
td(E-P4Q)	Port P4 data output delay time	Fig. 15.11.1		80	ns
td(E-P5Q)	Port P5 data output delay time			80	ns
td(E-P6Q)	Port P6 data output delay time			80	ns
td(E-P7Q)	Port P7 data output delay time			80	ns
td(E-P8Q)	Port P8 data output delay time			80	ns

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

15.7 Single-chip mode



Measuring conditions

•Vcc = 5 V ± 10 %

•Input timing voltage : $V_{IL} = 1.0 \text{ V}, V_{IH} = 4.0 \text{ V}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$

15.8 Memory expansion mode and Microprocessor mode: with no wait

15.8 Memory expansion mode and Microprocessor mode: with no wait

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		11.2
Symbol		Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
t f	External clock fall time		8	ns
tsu(D-E)	Data input setup time	32		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics ($Vcc = 5 V \pm 10 \%$, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 25 MHz (Note 1), unless otherwise noted)

O. washad Doromator		Conditions	D (00)	Limits		11.2
Symbol	Parameter	Conditions	Data formula (Min.)	Min.	Max.	Unit
td(An-E)	Address output delay time	4	$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
td(A-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \times f(f_2)} - 18$	22		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 35$	5		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-E)	ALE output delay time			4		ns
td(E-DQ)	Data output delay time				45	ns
th(E-DQ)	Data hold time	Fig. 15.11.1	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 22	18		ns
tw(EL)	E pulse width		$\frac{2 \times 10^9}{2 \times f(f_2)} - 30$	50		ns
tpxz(E-DZ)	Floating start delay time				5	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 20$	20		ns
td(BHE-E)	BHE output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
td(R/W-E)	R/W output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
th(E-BHE)	BHE hold time		$\frac{1 \times 10^{9}}{2 \times f(f_2)} - 22$	18		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^{9}}{2 \times f(f_2)} - 22$	18		ns
t d(E− <i>φ</i> 1)	φ ₁ output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: f(f₂) represents the clock f₂ frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.8 Memory expansion mode and Microprocessor mode: with no wait

Memory expansion mode and Microprocessor mode :

With no wait (Wait bit = "1")



Measuring conditions (ϕ_1 , \overline{E} , Ports P0–P3)

 \bullet Vcc = 5 V ± 10 %

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Port P1, P2 input : VIL = 0.8 V, VIH = 2.5 V

Measuring conditions (Ports P4-P8)

•Vcc = 5 V ± 10 %

•Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

15.9 Memory expansion mode and Microprocessor mode: with wait 1

15.9 Memory expansion mode and Microprocessor mode: with wait 1

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
Symbol	Faranietei		Max.	
tc	External clock input cycle time (Note 2)	40		ns
tw(H)	External clock input high-level pulse width (Note 3)	15		ns
tw(L)	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(D-E)	Data input setup time	32		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of $tw_{(H)}/tc$ and $tw_{(L)}/tc$ must be set to values from 0.45 through 0.55.

Switching characteristics ($Vcc = 5 V \pm 10 \%$, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 MHz$ (Note 1), unless otherwise noted)

Symbol	Parameter	Conditions	Data formula (Min.)	Limits		Linit
				Min.	Max.	Unit
td(An-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
td(A-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 28$	12		ns
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \times f(f_2)} - 18$	22		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 35$	5		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-E)	ALE output delay time			4		ns
$t_{d(E-DQ)}$	Data output delay time				45	ns
th(E-DQ)	Data hold time	Fig. 15.11.1	$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
tw(EL)	E pulse width		$\frac{4 \times 10^{9}}{2 \times f(f_2)} - 30$	130		ns
tpxz(E-DZ)	Floating start delay time				5	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 20$	20		ns
td(BHE-E)	BHE output delay time		$\frac{1 \times 10^{9}}{2 \times f(f_2)} - 28$	12		ns
td(R/W-E)	R/W output delay time		$\frac{1 \times 10^{9}}{2 \times f(f_2)} - 28$	12		ns
th(E-BHE)	BHE hold time		$\frac{1 \times 10^{\circ}}{2 \times f(f_2)} - 22$	18		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
t d(E− <i>φ</i> 1)	φ1 output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: f(f2) represents the clock f2 frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.9 Memory expansion mode and Microprocessor mode: with wait 1

Memory expansion mode and Microprocessor mode :

When external memory area is accessed with wait 1 (Wait bit = "0" and Wait selection bit = "1")



Measuring conditions (ϕ 1, \overline{E} , Ports P0–P3)

• Vcc = 5 V ± 10 %

• Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

• Ports P1, P2 input $: V_{IL} = 0.8 \text{ V}, V_{IH} = 2.5 \text{ V}$

Measuring conditions (Ports P4-P8)

• Vcc = 5 V ± 10 %

• Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$ • Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

15.10 Memory expansion mode and Microprocessor mode: with wait 0

15.10 Memory expansion mode and Microprocessor mode: with wait 0

Timing requirements ($Vcc = 5 \text{ V} \pm 10 \text{ %}$, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 \text{ MHz}$ (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
	Falametei		Max.	
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
t f	External clock fall time		8	ns
tsu(D-E)	Data input setup time	32		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of $tw_{(H)}/tc$ and $tw_{(L)}/tc$ must be set to values from 0.45 through 0.55.

Switching characteristics ($Vcc = 5 V \pm 10 \%$, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 MHz$ (Note 1), unless otherwise noted)

Symbol	Parameter	Conditions	Data formula (Min.)	Limits		Unit
				Min.	Max.	Offic
td(An-E)	Address output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)} - 33$	87		ns
td(A-E)	Address output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)} - 45$	75		ns
t h(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width		$\frac{2 \times 10^9}{2 \times f(f_2)} - 23$	57		ns
tsu(A-ALE)	Address output setup time		$\frac{2 \times 10^9}{2 \times f(f_2)} - 35$	45		ns
t h(ALE-A)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 25$	15		ns
td(ALE-E)	ALE output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 30$	10		ns
t d(E-DQ)	Data output delay time				45	ns
th(E-DQ)	Data hold time	Fig. 15.11.1	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 22	18		ns
tw(EL)	E pulse width		$\frac{4 \times 10^{\circ}}{2 \times f(f_2)} - 30$	130		ns
t _{pxz} (E-DZ)	Floating start delay time				5	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 20$	20		ns
td(BHE-E)	BHE output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)} - 33$	87		ns
td(R/W-E)	R/W output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)} - 33$	87		ns
th(E-BHE)	BHE hold time		$\frac{1 \times 10^{\circ}}{2 \times f(f_2)} - 22$	18		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 22$	18		ns
t d(E− <i>φ</i> 1)	φ1 output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: f(f2) represents the clock f2 frequency.

For the relationship with the main clock and sub clock, refer to **Table 14.3.1**.

15.10 Memory expansion mode and Microprocessor mode: with wait 0

Memory expansion mode and Microprocessor mode:

When external memory area is accessed with wait 0 (Wait bit = "0" and Wait selection bit = "0")



Measuring conditions (ϕ_1 , \overline{E} , Ports P0–P3)

• $Vcc = 5 V \pm 10 \%$

• Output timing voltage : Vol = 0.8 V, Voh = 2.0 V• Ports P1, P2 input : VIL = 0.8 V, VIH = 2.5 V Measuring conditions (Ports P4–P8)

• $Vcc = 5 V \pm 10 \%$

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

15.11 Measuring circuit for ports P0 to P8 and pins ϕ 1 and $\overline{\mathbf{E}}$

15.11 Measuring circuit for ports P0 to P8 and pins ϕ 1 and $\overline{\mathbf{E}}$




Fig. 15.11.1 Measuring circuit for ports P0 to P8 and pins 11 and E

15.11 Measuring circuit for ports P0 to P8 and pins ϕ 1 and $\overline{\mathbf{E}}$

MEMO



CHAPTER 16 STANDARD CHARACTERISTICS

16.1 Standard characteristics


16.1 Standard characteristics

16.1 Standard characteristics


Standard characteristics described below are characteristic examples of the M37733MHBXXXFP and are not guaranteed. For each parameter's limits, refer to chapter "15. ELECTRICAL CHARACTERISTICS."

16.1.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P54 to P57, P6, P7, and P8

(1) P-channel IOH-VOH characteristics



(2) N-channel IOL-VOL characteristics




16.1 Standard characteristics

16.1.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P50 to P53


(1) P-channel IOH-VOH characteristics





(2) N-channel IoL-Vol characteristics

Power source voltage VCC = 5 V




16.1 Standard characteristics

16.1.3 Icc-f(XIN) standard characteristics

(1) Icc-f(XIN) characteristics on operating and at reset

- Measurement condition
- Vcc = 5V,Ta = 25°C, f(XIN): square waveform input, single-chip mode
- Register setting condition

Oscillation circuit control register 1 = "0216" (Main clock is input from the external.)




(2) Icc-f(XIN) characteristics in wait mode

- Measurement condition
- Vcc = 5V,Ta = 25°C, f(XIN): square waveform input, single-chip mode
- Register setting condition

Oscillation circuit control register 0 = "2016" (In the wait mode, clocks f2 to f512 are stopped.)

Oscillation circuit control register 1 = "0216" (Main clock is input from the external.) or "0016" (Main-clock oscillation circuit is operating by itself)



CC1: Main clock external input selection bit (b1 of the oscillation circuit control register 1)

16.1 Standard characteristics


16.1.4 A-D converter standard characteristics

The lower lines of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from "0E16" to "0F16" should occur at 72.5 mV, but the measured value is 0.6 mV. Accordingly, the measured point of change is 72.5 + 0.6 = 73.1 mV.


The upper lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is "0F16" is 4.7 mV. Accordingly, the differential non-linear error is 4.7 - 5.0 = -0.3 mV (-0.06LSB).

[Measurement condition]

• VCC = AVCC = 5 V, • VREF = 5.12 V, • f(XIN) = 25 MHz, • Ta = 25 °C



16.1 Standard characteristics



CHAPTER 17 APPLICATIONS

- 17.1 Memory expansion
- 17.2 Serial I/O
- 17.3 Watchdog timer
- 17.4 Power saving
- 17.5 Timer B

17.1 Memory expansion

Some application examples are described below.

Applications shown here are just examples. Modify the desired application to suit the user's need and make sufficient evaluation before actually using it.

17.1 Memory expansion

Memory • I/O expansion examples are described below.

- For functions and operations of pins used in memory I/O expansion, refer to chapter "12. CONNECTING EXTERNAL DEVICES."
- For timing characteristics, refer to chapter "15. ELECTRICAL CHARACTERISTICS."
- For timing characteristics and applications of the low voltage version, refer to chapter "18. LOW VOLTAGE VERSION."

17.1.1 Memory expansion model

Memory expansion to the external is enabled in the memory expansion or microprocessor mode. In the 7733 Group, the desired memory expansion model can be selected from four models listed in Table 17.1.1. This selection depends on the level of the external data bus width selection signal (BYTE).

(1) Minimum model

The external data bus is 8 bits wide and the accessible area can be expanded up to 64 Kbytes. No external address latch is necessary, so this model gives priority to cost and is most suitable when connecting a memory of which data bus is 8 bits wide.

(2) Medium model A

The external data bus is 8 bits wide and the accessible area can be expanded up to 16 Mbytes. The high-order 8 bits of the external address bus (A23 to A16) are multiplexed with the external data bus. Therefore, one n-bit ($n \le 8$) address latch is necessary in order to latch n bits of address in A23 to A16.

(3) Medium model B


The external data bus is 16 bits wide and the accessible area can be expanded up to 64 Kbytes. This model gives priority to speed. The middle-order 8 bits of the external address bus (A₁₅ to A₈) are multiplexed with the external data bus. Therefore, one 8-bit address latch is necessary in order to latch A₁₅ to A₈.

(4) Maximum model

The external data bus is 16 bits wide and the accessible area can be expanded up to 16 Mbytes. The high- and middle- order 16 bits of the external address bus (A23 to A8) are multiplexed with the external data bus. Therefore, both of the following latches are necessary:

- One 8-bit address latch used for latching A₁₅ to A₈
- \bullet One n-bit (n \leq 8) address latch used for latching n bits of address in A23 to A16

Table 17.1.1 Memory expansion models



- * For functions and operations of pins used in memory expansion, refer to chapter "12. CONNECTING EXTERNAL DEVICES." For timing characteristics, refer to chapter "15. ELECTRICAL CHARACTERISTICS."
- * In memory expansion, the address bus can be expanded up to 24 bits wide. Accordingly, be sure to strengthen the 7733 Group's Vss line on the system. (Refer to section "Appendix 8.Countermeasure examples against noise.")

17.1 Memory expansion

17.1.2 Calculation ways for timing

When expanding memory, use a memory of which specifications satisfy the following timing requirements: address access time (ta(AD)) and data setup time for writing data (tsu(D)). Calculation ways for ta(AD) and tsu(D) are described below.

① Address access time of external memory [ta(AD)]

```
ta(AD) = td(An/A-E) + tw(EL) - tsu(D-E)
- (address decode time*1 + address latch delay time*2)
td(An/A-E) : td(An-E) or td(A-E)
```

address decode time*1: time necessary for validating a chip select signal after an address is decoded address latch delay time*2: delay time necessary for latching an address

(This is not necessary on the minimum model.)

2 Data setup time of external memory for writing data [tsu(D)]

tsu(D) = tw(EL) - td(E-D)

Table 17.1.2 lists the calculation formulas and constants for each parameter in the above formulas. Figure 17.1.1 shows bus timing diagrams. Figure 17.1.2 shows the relationship between ta(AD) and 2•f(f2). Figure 17.1.3 shows the relationship between tsu(D) and 2•f(f2).

Table 17.1.2 Calculation formulas and constants for each parameter (Unit: ns)

Software wait	No wait	Wait 1	Wait 0
Wait bit	1	0	0
Wait selection bit	0 or 1	1	0
td(A-E)	$\frac{1 \times 10^9}{2 \cdot f(f2)} - 28$		3 X 10 ⁹
td(An-E)			$\frac{1}{2 \cdot f(f_2)} - 45$
tw(EL)	$\frac{2 \times 10^9}{2 \cdot f(f2)} - 30 \qquad \frac{4 \times 10^9}{2 \cdot f(f2)} - 30$		<u> </u>
tsu(D-E)	32		
td(E-DQ)	45		

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."




Fig. 17.1.1 Bus timing diagrams




Fig. 17.1.2 Relationship between ta(AD) and 2-f(f2)




Fig. 17.1.3 Relationship between tsu(D) and 2-f(f2)

17.1.3 Points in memory expansion

(1) Timing for reading data

Figure 17.1.4 shows the timing at which data is read from an external memory.

When data is read, the external data bus enters a floating state and reads data from the external memory. The floating state of the external data bus is retained from when an interval of $t_{pxz(E-DZ)}$ has passed after signal \bar{E} 's falling edge until an interval of $t_{pzx(E-DZ)}$ has passed after signal \bar{E} 's rising edge. Table 17.1.3 lists the value of $t_{pxz(E-DZ)}$ and the calculation formula for $t_{pzx(E-DZ)}$.

Note that the external data bus is multiplexed with the external address bus. Therefore, when reading data, it is necessary to consider timing to avoid collision between data being read-in and an address which is output preceding or following the data. (Refer to "(3) Precautions on memory expansion.")




Fig. 17.1.4 Timing at which data is read from external memory

17.1 Memory expansion

Table 17.1.3 Value of tpxz(E-DZ) and calculation formula for tpzx(E-DZ) (Unit: ns)

Software wait	No wait	Wait 1	Wait 0		
Wait bit	1	0	0		
Wait selection bit	0 or 1	1	0		
tpxz(E-DZ)	5				
tpzx(E-DZ)	$\frac{1 \times 10^9}{1000}$ - 20				
	2•f(f2) - 20				

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."



(2) Timing for writing data

Figure 17.1.5 shows the timing for writing data to an external memory.

When data is written, the data is output from when an interval of td(E-DQ) has passed after signal \bar{E} 's falling edge until an interval of th(E-DQ) has passed after signal \bar{E} 's rising edge. Table 17.1.4 lists the value of td(E-DQ) and the calculation formula for th(E-DQ).

Make sure that the data output timing for writing data satisfies the following specifications of the external memory: data setup time (tsu(D)) and data hold time (th(D)) for writing data.




Fig. 17.1.5 Timing at which data is written to external memory

Table 17.1.4 Value of td(E-DQ) and calculation formula for th(E-DQ) (Unit: ns)

Software wait	The state of	No wait	Wait 1	Wait 0	
Wait bit		1	0	0	
Wait selection bit		0 or 1	1	0	
td(E-DQ)		45			
th(E-DQ)		$\frac{1 \times 10^9}{2 \cdot f(f2)} - 22$			

Wait bit: Bit 2 at address 5E₁₆

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."

17.1 Memory expansion

(3) Precautions on memory expansion

When specifications of the 7733 Group do not match those of an external memory as described in the following ① to ③, some considerations about the circuit are necessary:

- ① When using an external memory which requires a long address access time (ta(AD))
- ② When using an external memory which outputs data within an interval of $t_{pxz(E-DZ)}$ after signal \bar{E} 's falling edge.
- $\$ When using an external memory which outputs data for more than an interval of $t_{pzx(E-DZ)}$ after signal $\$ E's rising edge

① When using an external memory which requires a long address access time (ta(AD)) When an external memory requires a long address access time (ta(AD)) which does not satisfy the 7733 Group's tsu(D-E), try to carry out the following:

- Lower 2•f(f2)
- Select "Software wait is inserted." (Refer to section "12.2 Software wait.")
- Use the ready function. (Refer to section "12.3 Ready function.")

Figure 17.1.6 shows a ready generating circuit example (with no wait). Figure 17.1.7 shows a ready generating circuit example (with wait 1).

Note that the ready function is also valid for the internal area. Therefore, in Figures 17.1.6 and 17.1.7, areas where the ready function is valid are specified by using the chip select signal ($\overline{CS_2}$) which is externally generated.




Fig. 17.1.6 Ready generating circuit example (with no wait)




Fig. 17.1.7 Ready generating circuit example (with wait 1)

17.1 Memory expansion

When using an external memory which outputs data within an interval of tpxz(E-DZ) after signal <u>E's falling edge</u>

When there is a possibility that the tail of an address collides with the head of data because the external memory outputs data within an interval of $t_{pxz(E-DZ)}$ after signal \overline{E} 's falling edge, delay only the \overline{E} 's front falling edge. In this case, the falling edge of the read signal (\overline{OE}) for the memory, which is generated from signal \overline{E} , is delayed. (Refer to **Figure 17.1.8.**)




Fig. 17.1.8 Timing example when data output is delayed

17.1 Memory expansion

③ When using an external memory which outputs data for more than an interval of tpzx(E-DZ) after signal Ē's rising edge

When there is a possibility that the tail of data collides with the head of an address because the external memory outputs the data for more than an interval of $t_{pzx(E-DZ)}$ after signal E's rising edge, try to carry out the following:

- By using bus buffers and others, delete the tail of data which is output from the memory.
- Use a memory which is made by MITSUBISHI ELECTRIC CORPORATION and can be connected without bus buffers.

Figures 17.1.9 to 17.1.12 show bus buffer usage examples and the corresponding timing diagrams. Table 17.1.5 lists memories which can be connected without bus buffers (made by MITSUBISHI ELECTRIC CORPORATION). The reason why these memories do not need buffers is that timing parameters top or tdis(OE) is guaranteed. (Make sure that the read signal rises within 10 ns after signal E's rising edge.)

Table 17.1.5 Memories which can be connected without bus buffers (made by MITSUBISHI ELECTRIC CORPORATION)

Memory	Туре	tDF/tdis(OE) (Max.)	Usage condition
EPROM	M5M27C256AK-85, -10, -12, -15	15 ns	2 • f(f2) ≤ 20 MHz
	M5M27C512AK-10, -12, -15	(When guaranteed as kit)	
	M5M27C100K-12, -15	(Note)	
	M5M27C101K-12, -15		
	M5M27C102K-12, -15		
	M5M27C201K, JK-10, -12, -15		
	M5M27C202K, JK-10, -12, -15		
One time	M5M27C256AP, FP, VP, RV-12, -15		
PROM	M5M27C512AP, FP-15		
	M5M27C100P-15		
	M5M27C101P, FP, J, VP, RV-15		
	M5M27C102P, FP, J, VP, RV-15		
	M5M27C201P, FP, J, VP, RV-12, -15		
	M5M27C202P, FP, J, VP, RV-12, -15		
Frash	M5M28F101P, FP, J, VP, RV-10, -12, -15		
memory	M5M28F102FP, J, VP, RV-10, -12, -15		
SRAM	M5M5256CP, FP, KP, VP, RV-55LL, -55XL,		
	-70LL, -70XL, -85LL, -85XL, -10LL, -10XL		
	M5M5278CP, FP, J-20, -20L	8 ns	2 • f(f2) ≤ 25 MHz
	M5M5278CP, FP, J-25, -25L	10 ns	
	M5M5278DP, J-12	6 ns	
	M5M5278DP, FP, J-15, -15L	7 ns	
	M5M5278DP, FP, J-20, -20L	8 ns	

Note: Specifications of the above memories are available if a comment of "tDF/tdis(OE) = 15 ns, microcomputer and kit" is added.




Fig. 17.1.9 Bus buffer usage example (1)




Fig. 17.1.10 Timing diagram for bus buffer usage example (1)




Fig. 17.1.11 Bus buffer usage example (2) (when a memory which requires a long data hold time for writing is connected)




Fig. 17.1.12 Timing diagram for bus buffer usage example (2)

17.1.4 Memory expansion example

(1) ROM expansion example on minimum model

Figure 17.1.3 shows a ROM expansion example on the minimum model (with a 32-Kbyte ROM, memory expansion mode). Figure 17.1.4 shows the corresponding timing diagram.




Fig. 17.1.13 ROM expansion example on minimum model




Fig. 17.1.14 Timing diagram for ROM expansion example on minimum model

(2) ROM expansion example on maximum model

Figure 17.1.5 shows a ROM expansion example on the maximum model (with a 2-Mbit ROM, microprocessor mode). Figure 17.1.6 shows the corresponding timing diagram.




Fig. 17.1.15 ROM expansion example on maximum model




Fig. 17.1.16 Timing diagram for ROM expansion example on maximum model

(3) ROM and SRAM expansion example on maximum model

Figure 17.1.17 shows an expansion example for ROM and SRAM on the maximum model (with two 32-Kbyte ROMs and two 32-Kbyte SRAMs, microprocessor mode). Figure 17.1.18 shows the corresponding timing diagram.




Fig. 17.1.17 Expansion example for ROM and SRAM on maximum model




Fig. 17.1.18 Timing diagram for ROM and SRAM expansion example on maximum model

17.1 Memory expansion

17.1.5 I/O expansion example

(1) Port expansion example where the M66010FP is used

Fig. 17.1.19 shows a port expansion example where the M66010FP is used. The frequency of a transmit clock for serial I/O must be 1.923 MHz or less.

Serial I/O control in this expansion example is described below.

In this expansion example, 8-bit data transmission/reception is performed three times by using UARTO, and so ports expand by 24 bits. UARTO is set as follows:

- Clock synchronous serial I/O mode is selected. Transmission/Reception is enabled.
- ◆ An internal clock is selected. Transfer rate = 1.5625 MHz
- LSB first is selected.

The control procedure is as follows:

- ① "L" level is output from port P45.

 (By this signal, the expanded I/O ports of the M66010FP enter a floating state.)
- 2 "H" level is output from port P45.
- 3 "L" level is output from port P44.
- @ 24-bit data is transmitted/received using UART0.
- ⑤ "H" level is output from port P44.

Fig. 17.1.20 shows the timing of serial transfer between the M37733MHBXXXFP and M66010FP.



17.1 Memory expansion




Fig. 17.1.19 Port expansion example where M66010FP is used




Fig. 17.1.20 Timing of serial transfer between M37733MHBXXXFP and M66010FP

17.2 Serial I/O


17.2 Serial I/O

Examples for serial I/O are described below:

- •Examples where the microcomputer is connected with an external device by using serial I/O
- •Examples where serial data is transmitted and received

17.2.1 Connection examples with external device (Clock synchronous serial I/O mode)

(1) Connection with peripheral ICs



CLKi
TxDi
IN
OUT
M37733MHBXXXFP
Peripheral IC
(E²PROM and so on)

Fig. 17.2.1 Example where only transmission is performed

Fig. 17.2.2 Example where transmission/reception is performed




Fig. 17.2.3 Example where transmission/reception is performed (Connection example with wired-OR)




Fig. 17.2.4 Case where transmission for several peripheral devices is performed with 1-channel serial I/O used

(2) Connection with microcomputer




Fig. 17.2.5 Case where internal clock is selected




Fig. 17.2.6 Case where external clock is selected

17.2 Serial I/O

17.2.2 Examples of transmission for several peripheral ICs (Clock synchronous serial I/O mode) In this example, transmission for three peripheral ICs is performed with UARTO used. (Note that simultaneous transmission for several peripheral ICs is disabled.)

(1) Specifications

- ① Clock synchronous serial I/O mode is selected.
- ② An internal clock is selected. Transfer rate = 2 MHz
- 3 MSB first is selected.
- ④ Transmit data is output at the falling edge of the transfer clock.
- ⑤ Pin TxDo's output structure: CMOS output
- ® Completion of transmission is determined by checking the transmission register empty flag.




Fig. 17.2.7 Connection example

(2) Initial settings for related registers




Fig. 17.2.8 Initial settings for related registers

17.2 Serial I/O

(3) Approximate flowchart




Fig. 17.2.9 Approximate flowchart

17.2.3 Transmission/Reception example (UART mode, transfer data length = 8 bits)

In this example, transmission/reception is performed with UART1 used (transfer data length = 8 bits).

(1) Specifications

- ① UART mode is selected (transfer data length = 8 bits)
- ② An internal clock is selected. Baud rate = 9,600 bps
- 3 Parity is disabled.
- 4 1 stop bit is selected.
- ⑤ Pin TxD1's output structure: CMOS output
- [®] The sleep mode is invalid.
- Transmission start is determined by using a UART1 transmission interrupt.
- ® Receive data is read out by using a UART1 reception interrupt.




Fig. 17.2.10 Connection example

17.2 Serial I/O

(2) Initial settings for related registers




Fig. 17.2.11 Initial settings for related registers

(3) Approximate flowchart




Fig. 17.2.12 Approximate flowchart (1)

17.2 Serial I/O




Fig. 17.2.13 Approximate flowchart (2)




Fig. 17.2.14 Approximate flowchart (3)

17.2 Serial I/O

17.2.4 8-bit transmission example (Clock synchronous serial I/O mode)

In this example, after 8-bit data is transmitted with UART1 used, a strobe signal is output.

(1) Specifications

- ① Clock synchronous serial I/O mode is selected.
- ② An internal clock is selected. Transfer rate = 2 MHz
- 3 LSB first is selected.
- 4 Transmit data is output at the falling edge of the transfer clock.
- ⑤ Pin TxD1's output structure: CMOS output
- ® A strobe signal is output from port P43 each time 8-bit data is transmitted. (Refer to Figure 17.2.16.)
- ② Completion of the transmission is determined by checking the transmission register empty flag.




Fig. 17.2.15 Connection example




Fig. 17.2.16 Strobe signal output timing

(2) Initial settings for related registers




Fig. 17.2.17 Initial settings for related registers

17.2 Serial I/O

(3) Approximate flowchart




Fig. 17.2.18 Approximate flowchart

17.3 Watchdog timer

A program runaway detection example with using the watchdog timer is described below.

17.3.1 Program runaway detection example

In this example, when the watchdog timer detect a program runaway, the microcomputer is reset.

(1) Specifications

- ① The main clock is the system clock and f(XIN) = 16 MHz.
- ② When an interval of 4.09 ms has passed after value "FFF16" is set, the watchdog timer issues an interrupt request. (When writing to address 6016 is not performed because of a program runaway.)
- ③ When a watchdog timer interrupt request occurs, the microcomputer is reset. ("Software reset" is applied.)

(2) Initial setting for related register




Fig. 17.3.1 Initial setting for related register

17.3 Watchdog timer

(3) Approximate flowchart




Fig. 17.3.2 Approximate flowchart

17.3 Watchdog timer

(4) Precautions

- 1. The watchdog timer stops counting when the **STP** instruction is executed. For systems which use the watchdog timer, select "**STP** instruction disabled" with "**STP** instruction option" on "MASK ROM ORDER CONFIRMATION FORM."
- 2. The watchdog timer stops counting when the **WIT** instruction is executed after the system clock stop bit at wait state (bit 5 at address 6C16) is set to "1."
- 3. The contents of the processor interrupt priority level (IPL) is not initialized in the following cases:
 - When a value which is the same as the reset vector address's contents is set to the watchdog timer's vector address
 - When a program branches to the destination address at reset in a watchdog timer interrupt routine.

Reset of the microcomputer is realized by applying the software reset.



17.4 Power saving

17.4 Power saving

Power saving examples (in other words, examples to save power consumption) with the stop or wait mode used are described below.

17.4.1 Power saving example with stop mode used

In this example, power saving is realized by using the stop mode. The stop mode is terminated by using the key input interrupt function.

(1) Specifications

- ① The microcomputer operates in the single-chip mode.
- ② Pins P50 to P53 are used as output pins for the key matrix scanning. Input pins (KI0 to KI3) for the key input interrupt function are used as key input pins. Pins KI0 to KI3 are pulled high by using the pull-up function.
- 3 The initial output levels of pins P50 to P53 are "L."
- When a key input interrupt request occurs owing to a key push, the key data is read-in. (This reading is surely performed independent of power saving.)
- ⑤ In the stop mode, interrupts other than a key input interrupt are disabled.
- 6 An external clock is used as the main clock.

(2) Initial settings for related registers




Fig. 17.4.1 Initial settings for related registers

17.4 Power saving

(3) Approximate flowchart




Fig. 17.4.2 Approximate flowchart

17.4 Power saving

(4) Settings for performing power saving in memory expansion or microprocessor mode. In the memory expansion or microprocessor mode, when saving power consumption, it is necessary to fix the I/O pins' levels of the external bus and bus control signals in the stop mode. For this purpose, set the standby state selection bit to "1."



17.4 Power saving




Fig. 17.4.3 Fixing I/O pins' levels of external bus and bus control signals (Microprocessor mode)

17.4 Power saving

17.4.2 Power saving example with wait mode used

In this example, power saving is realized by using the wait mode. While power is saved, the clock function is realized by using the clock timer (Timer B2).

(1) Specifications

- ① The microcomputer operates in the single-chip mode.
- ② The frequency of the sub clock (f(XCIN)) = 32.768 kHz. An external clock is used as the sub clock.
- 3 Clock counting is performed by using the clock timer. (An interrupt request occurs every second.)
- - Note: An interrupt request occurs at every falling edge of the signal input from pin INTo.
- ⑤ In the wait mode, interrupts other than the following interrupts are disabled.
 - •Timer B2 interrupt
 - •INTo interrupt
- ⑥ An external input is used as the main clock.



17.4 Power saving

(2) Initial settings for related registers




Fig. 17.4.4 Initial settings for related registers

(3) Approximate flowchart




Fig. 17.4.5 Approximate flowchart (1)

17.4 Power saving


Notes 1: When pin VREF and resistor ladder network are connected, current flows into the resistor ladder network.

When using the A-D converter after the wait mode is terminated, do as follows:

- ①Reconnect pin VREF and resistor ladder network.
- ②And then, start A-D conversion after a period of 1μs or more passed.
- 2: When a port is connected to an external device and so on, there is a possibility that current consumption increases according to the port's level.

In order to avoid this problem, do as follows:

- •When output mode is selected: Fix the port's level to a level where no current flows into the external.
- •When input mode is selected: Pull the port high or low via a resistor. (Floating state is disabled.)
- **3:** Do not switch the system clock until oscillation of a clock which is input from the external is stabilized.



[F_WIT]: Flag used to determine whether an INTo interrupt request has occurred or not


Fig. 17.4.6 Approximate flowchart (2)

17.4 Power saving

Notes 1: When pin VREF and resistor ladder network are connected, current flows into the resistor ladder network.

When using the A-D converter after the wait mode is terminated, do as follows:

- q Reconnect pin VREF and resistor ladder network.
- w And then, start A-D conversion after a period of 1 μ s or more passed.
- 2: When a port is connected to an external device and so on, there is a possibility that current consumption increases according to the port's level.
 - In order to avoid this problem, do as follows:
 - •When output mode is selected: Fix the port's level to a level where no current flows into the external.
 - •When input mode is selected: Pull the port high or low via a resistor. (Floating state is disabled.)
- **3:** Do not switch the system clock until oscillation of a clock which is input from the external is stabilized.



[F_WIT]: Flag used to determine whether an $\,\overline{\,^{\rm INT_0}}$ interrupt request has occurred or not

Fig. 17.4.6 Approximate flowchart (2)




Fig. 17.4.7 State of main clock, sub clock, and system clock

17.5 Timer B

17.5 Timer B

An application example of the clock timer (Timer B) is described below.

17.5.1 Application example of clock timer

In this example, the clock timer is controlled by a clock of 32.768 kHz. When the main power source is off, the clock timer can continue counting for the maximum of approximate 45 days by using the backup power source and the internal connect function between timers B1 and B2.

(1) Specifications

- ① Main power source = 5 V to 2.75 V. Backup power source = 2.75 V to 2.2 V
- 2 Timer B2 uses the sub clock (32.768 kHz) divided by 32 as the count source and counts the time up to 1 minute.
- ③ Timer B2 counts the power-source-off time up to the maximum of approximate 45 days, checking the timer B2's overflow signal.
- (4) The clock counter is counted up each time timer B2 interrupt occurs, in other words, every 1 minute.
- When Vcc is less than 2.75 V, in other words, when the main power source is off, the INTo input's level changes from "H" to "L" and the microcomputer enters the wait mode at this falling edge. (Refer to "a" in Figure 17.5.2.)
- ⑥ In the wait mode (Vcc = 2.2 V or more), only timers B2 and B1 do counting. (In this case, note that clock display is disabled and the timer B2 and B1 interrupts are disabled.)
- ⑦ When Vcc = 2.75 V or more in the wait mode, in other words, when the main power source is on, the INTo input's level changes from "L" to "H" and the wait mode is terminated at the INTo input's rise. (Refer to "b" in Figure 17.5.2.) At this time, the following is done according to the timer B1's state.
 - •When no overflow has occurred in timer B1 (Timer B1 interrupt request bit = "0"), timer B1's value is added to the clock counter's value which was obtained immediately before the wait mode.
 - •When an overflow has occurred in timer B1, in other words, when a period of approximate 45 days or more has passed, a message for resetting time is displayed.
- When Vcc = 2.2 V or less, the microcomputer enters the reset state owing to the power source detection circuit. (Refer to "c" in Figure 17.5.2.) And then, when Vcc = 2.75 V or more, the microcomputer is released from reset state. (Refer to "d" in Figure 17.5.2.)




Fig. 17.5.1 Connection example




Fig. 17.5.2 Timing chart

(2) Structure of timer B block where timers B1 and B2 are internally connected Figure 17.5.3 shows the structure of the timer B block.




Fig. 17.5.3 Structure of timer B block

17.5 Timer B

(3) Initial settings for related registers




Fig. 17.5.4 Initial settings for related registers

(4) Approximate flowchart




Fig. 17.5.5 Approximate flowchart

MEMO



CHAPTER 18

LOW VOLTAGE VERSION

- 18.1 Performance overview
- 18.2 Pin configuration
- 18.3 Functional description
- 18.4 Electrical characteristics
- 18.5 Standard characteristics
- 18.6 Applications

LOW VOLTAGE VERSION

The low voltage version has the following characteristics:

- Low power source voltage (2.7 to 5.5 V)
- Wide operating temperature range (-40 to 85 °C)

The low voltage version is suitable to control equipment which is required to process a large amount of data with a little power dissipation, for example portable equipment which is driven by a battery and OA equipment.

Differences between the M37733MHLXXXHP, which is the low voltage version of the 7733 Group, and the M37733MHBXXXFP are mainly described below.

For the EPROM mode of the built-in PROM version, refer to chapter "19. BUILT-IN PROM VERSION."



18.1 Performance overview

18.1 Performance overview

Table 18.1.1 shows the performance overview of the M37733MHLXXXHP.

Table 18.1.1 M37733MHLXXXHP performance overview

lte	ms	Performance			
Number of basic instruction	S	103			
The minimum instruction ex	ecution time	333 ns (When f(XIN) = 12 MHz and main clock			
		is system clock)			
Main-clock frequency f(XIN)		12 MHz (Max.) (Note)			
Sub-clock frequency f(XCIN)		32.768 kHz (Typ.)			
Memory size	ROM	124 kbytes			
	RAM	3968 bytes			
Programmable input/output	Ports P0-P2, P4-P8	8 bits X 8			
ports	Port P3	4 bits X 1			
Multi-function timers	Timers A0-A4	16 bits X 5			
	Timers B0-B2	16 bits X 3			
Serial I/O	UART0-UART2	(UART or clock synchronous serial I/O) X 3			
A-D converter		(10-bit successive approximation method) X 1(8 channels)			
Watchdog timer		12 bits X 1			
Interrupts		3 external, 16 internal (By software, one of interrupt priorit			
		levels 0 to 7 can be set for each interrupt.)			
Clock generating circuits	Main-clock oscillation	Built-in (externally connected to a ceramic reso-			
	circuit	nator or a quartz-crystal oscillator)			
	Sub-clock oscillation	Built-in (externally connected to a quartz-crystal			
	circuit	oscillator)			
Power source voltage		2.7 V - 5.5 V			
Power consumption (in sing	le-chip mode)	9 mW (When f(XIN) = 12 MHz, Vcc = 3 V, and			
		the main clock is the system clock, Typ.)			
		22.5 mW (When f(XIN) = 12 MHz, Vcc = 5 V, the			
		main clock is the system clock, Typ.)			
		90 μ W (When f(XCIN) = 32 kHz, Vcc = 3 V, the			
		sub clock is the system clock, and the main clock			
		is stopped, Typ.)			
Port input/output	Input/Output withstand	5 V			
characteristics	voltage				
	Output current	5 mA			
Memory expansion	-	Possible (Maximum of 16 Mbytes)			
Operating temperature rang	e	-40 °C to +85 °C			
Device structure		High-performance CMOS silicon gate process			
Package		80-pin plastic molded fine-pitch QFP			

Note: When the main clock division selection bit = "1," the maximum value of f(XIN) = 6 MHz.

18.2 Pin configuration

18.2 Pin configuration

Figure 18.2.1 shows the M37733MHLXXXHP pin configuration.




Fig. 18.2.1 M37733MHLXXXHP pin configuration (Top view)

18.3 Functional description

18.3 Functional description

The M37733MHLXXXHP has the same functions as the M37733MHBXXXFP except for the power-on reset conditions. Power-on reset conditions are described below.

For the other functions, refer to chapters "2. CENTRAL PROCESSING UNIT" to "14. CLOCK GENERAT-ING CIRCUIT."



18.3 Functional description

18.3.1 Power-on reset conditions

Figure 18.3.1 shows the power-on reset conditions and Figure 18.3.2 shows an example of power-on reset circuit. For details of reset, refer to chapter "13. RESET."




Fig. 18.3.1 Power-on reset conditions




Fig. 18.3.2 Example of power-on reset circuit

18.4 Electrical characteristics

18.4 Electrical characteristics

The M37733MHLXXXHP's electrical characteristics are described below. For the latest data, inquire of addresses described last ("CONTACT ADDRESSES FOR FURTHER INFORMATION").

18.4.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		–0.3 to 7	V
AVcc	Analog power source voltage		–0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ , P5 ₀ –P5 ₇ , P6 ₀ –P6 ₇ , P7 ₀ –P7 ₇ , P8 ₀ –P8 ₇ , V _{REF} , X _{IN}		-0.3 to Vcc+0.3	V
Vo	Output voltage P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ , P5 ₀ –P5 ₇ , P6 ₀ –P6 ₇ , P7 ₀ –P7 ₇ , P8 ₀ –P8 ₇ , X ₀ u _T , E		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature	0	-40 to 85	°C
T _{stg}	Storage temperature	A17 To 1	-65 to 150	°C

18.4 Electrical characteristics

18.4.2 Recommended operating conditions

Recommended operating conditions (Vcc = 2.7 to 5.5 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter			Limits		Unit
Cyllibol	i aiaii		Min.	Тур.	Max.	Offic
Vcc	Power source voltage	f(X _{IN}):Operating	2.7 2.7		5.5	V
		f(X _{IN}) :Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$		1/	5.5	.,
AVcc	Analog power source voltage			Vcc		V
Vss	Power source voltage			0		V
AVss	Analog power source voltage	DO DO DO DO DA DA		0		V
Vін	High-level input voltage	P00-P07, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	V
Vін	High-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ (in single-chip mode)	0.8 Vcc		Vcc	V
Vін	High-level input voltage	P10-P17, P20-P27 (in memory expansion mode and microprocessor mode)	0.5 Vcc		Vcc	V
Vil	Low-level input voltage	P00-P07, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2 Vcc	V
VIL	Low-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ (in single-chip mode)	0		0.2 Vcc	V
VIL	Low-level input voltage	P10-P17, P20-P27 (in memory expansion mode and microprocessor mode)	0		0.16 Vcc	V
OH (peak)	High-level peak output current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87			-10	mA
OH (avg)	High-level average output current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87			-5	mA
OL (peak)	Low-level peak output current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P43, P54-P57, P60-P67, P70-P77, P80-P87			10	mA
OL (peak)	Low-level peak output current	P4 ₄ –P4 ₇ , P5 ₀ –P5 ₃			16	mA
OL (avg)	Low-level average output current	P00-P07, P10-P17, P20-P27,			5	mA
OL (avg)	Low-level average output current				12	mA
f(XIN)	Main-clock oscillation frequency				12	MHz
f(Xcin)	Sub-clock oscillation frequency	·		32.768	50	kHz

Notes 1: Average output current is the average value of an interval of 100 ms.

- 2: The sum of lo_L(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of lo_H(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of lo_L(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of lo_H(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3: Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1."
- **4:** The maximum value of $f(X_{IN}) = 6$ MHz when the main clock division selection bit = "1."

18.4 Electrical characteristics

18.4.3 Electrical characteristics

Electrical characteristics (Vcc = 5 V, Vss = 0 V, Ta = -40 to 85 °C, f(X_{IN}) = 12 MHz, unless otherwise noted)

	Parameter		Test conditions			Limits		
Symbol	Par	ameter	l est conditi	ons	Min.	Тур.	Max.	Unit
Vон	High-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃ , P4 ₀ –P4 ₇ , P5 ₀ –P5 ₇ ,	Vcc = 5 V, IoH = -10	mA	3			V
VOIT		P60-P67, P70-P77, P80-P87	Vcc = 3 V, IoH = -1 r	mA	2.5			V
Vон	High-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	Vcc = 5 V, Iон = -40	0 μΑ	4.7			V
Vон	High-level output voltage	P3 ₀ –P3 ₂	Vcc = 5 V, IoH = -10 Vcc = 5 V, IoH = -40 Vcc = 3 V, IoH = -1 r	0 μΑ	3.1 4.8 2.6			V
Vон	High-level output voltage	Ē	Vcc = 5 V, IoH = -10 Vcc = 5 V, IoH = -40 Vcc = 3 V, IoH = -1 r	mA 0 μA	3.4 4.8 2.6			V
Vol	Low-level output voltage	P00-P07, P10-P17, P20-P27, P33, P40-P43, P54-P57,	Vcc = 5 V, IoL = 10 r Vcc = 5 V, IoL = 1 m.	mA	2.0		2 0.5	V
Vol	Low-level output voltage	P60-P67, P70-P75, P80-P87 P44-P47, P50-P53	Vcc = 5 V, IoL = 16 r Vcc = 5 V, IoL = 16 r Vcc = 3 V, IoL = 10 r	mA			1.8 1.5	V
Vol	Low-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	Vcc = 5 V, loL = 2 m.	A			0.45	V
Vol	Low-level output voltage	P3 ₀ –P3 ₂	Vcc = 5 V, loL = 10 r Vcc = 5 V, loL = 2 m. Vcc = 3 V, loL = 1 m			1.9 0.43 0.4	V	
Vol	Low-level output voltage	Ē	Vcc = 5 V, IoL = 10 mA Vcc = 5 V, IoL = 2 mA				1.6 0.4 0.4	V
V _{T+} –V _{T-}		TAOIN-TA4IN, TBOIN-TB2IN, ADTRG, CTS0, CTS1, CTS2, CLK0	Vcc = 3 V, IoL = 1 m Vcc = 5 V Vcc = 3 V		0.4		1 0.7	V
V _{T+} —V _{T-}	Hysteresis RESET	2, NI0-NI3	Vcc = 5 V Vcc = 3 V		0.2		0.5	V
V _{T+} —V _{T-}	Hysteresis X _{IN}		Vcc = 5 V Vcc = 3 V		0.1		0.4	V
V _{T+} —V _{T-}	Hysteresis XcIN (When external	ernal clock is input)	Vcc = 5 V Vcc = 3 V		0.1		0.4 0.26	V
Іін	High-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87,	Vcc = 5 V, V _I = 5 V				5	μΑ
	Low-level input current	X _{IN} , RESET, CNVss, BYTE P0 ₀ -P0 ₇ , P1 ₀ -P1 ₇ , P2 ₀ -P2 ₇ ,	Vcc = 3 V, V ₁ = 3 V				4	
lıL	2011 lovoi input outront	P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ , P5 ₀ –P5 ₃ , P6 ₀ , P6 ₁ , P6 ₅ – P6 ₇ , P7 ₀ –P7 ₇ ,	Vcc = 5 V, V _I = 0 V				-5	μΑ
		P80-P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, V _I = 0 V				-4	•
lıL	Low-level input current	P5 ₄ –P5 ₇ , P6 ₂ –P6 ₄	V _I = 0 V, without a pull-up transistor	Vcc = 5 V $Vcc = 3 V$	0.05	0.5	-5 -4	μΑ
			V _I = 0 V, with a pull-up transistor	Vcc = 5 V Vcc = 3 V	-0.25 -0.08	-0.5 -0.18	-1.0 -0.35	mA
Vram	RAM hold voltage		When clock is stopp	<u>ped</u>	2			V

18.4 Electrical characteristics

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter		Measuring conditions		Limits Min. Typ. Max.		
			•		Тур.	Max.	Unit
			Vcc = 5 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		4.5	9	mA
			Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		3	6	mA
			Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 0.75$ MHz), $f(X_{CIN}) : Stopped,$ in operating (Note 1)		0.4	0.8	mA
lcc	Power source current pins are open and the othe pins are con-	pins are open, and the other	Vcc = 3V, $f(X_{IN}) = 12$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		6	12	μΑ
			Vcc = 3 V, $f(X_{IN}) : Stopped$, $f(X_{CIN}) : 32.768 \text{ kHz}$, in operating (Note 3)		30	60	μΑ
			Vcc = 3 V, $f(X_{IN}) : Stopped,$ $f(X_{CIN}) : 32.768 \text{ kHz},$ when the WIT instruction is executed (Note 4)		3	6	μΑ
			Ta = 25 °C, when clock is stopped			1	μΑ
Notes 4		and use on the page	Ta = 85 °C, when clock is stopped	, the a		20	μΑ

Notes 1: This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."

- 2: This is applied when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1."
- **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- **4:** This is applied when the X_{COUT} drivability selection bit = "0" and the system clock stop bit at wait state = "1."

18.4.4 A-D converter characteristics

A-D CONVERTER CHARACTERISTICS (Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -40 to 85 °C, f(Xin) = 12 MHz (Note), unless otherwise noted)

12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
Symbol	Parameter	Measuring conditions		Unit				
Cyrribor		Weasuring conditions	Min.	Тур.	Max.	Ullit		
_	Resolution	VREF = VCC			10	Bits		
_	Absolute accuracy	VREF = VCC			± 3	LSB		
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ		
tconv	Conversion time		19.6			μs		
VREF	Reference voltage		2.7		Vcc	V		
VIA	Analog input voltage		0		VREF	V		

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

18.4 Electrical characteristics

18.4.5 Internal peripheral devices

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Timer A input (Count input in event counter mode)

Symbol	Parameter -		nits	Unit
			Max.	Offic
t _{c(TA)}	TAin input cycle time	250		ns
tw(TAH)	TAin input high-level pulse width	125		ns
tw(TAL)	TAin input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Data formula (Min.)	Lin	Unit	
Symbol	raiametei	Data formula (iviin.)	Min.	Max.	Unit
t _{c(TA)}	TAin input cycle time (Note 3)	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	666		ns
tw(TAH)	TAin input high-level pulse width (Note 3)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	333		ns
tw(TAL)	TAin input low-level pulse width (Note 3)	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	333		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter		Data formula (Min.)	Limits		Unit
Syllibol			Data formula (Min.)	Min.	Max.	
tc(TA)	TAin input cycle time		$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	666		ns
tw(TAH)	TAin input high-level pulse width			166		ns
tw(TAL)	TAin input low-level pulse width			166		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Symbol Parameter -	Lin	Limits	
Joynnoon		Min.	Max.	Unit
tw(TAH)	TAin input high-level pulse width	166		ns
tw(TAL)	TAin input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter		Limits		
			Max.	Unit	
tc(UP)	TAiout input cycle time	3333		ns	
tw(UPH)	TAiout input high-level pulse width	1666		ns	
tw(UPL)	TAiout input low-level pulse width	1666		ns	
tsu(UP-TIN)	TAiout input setup time	666		ns	
th(TIN-UP)	TAiout input hold time	666		ns	

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: f(f₂) represents the clock f₂ frequency.
 - For the relationship with the main clock and sub clock, refer to Table 14.3.1.
 - **3:** The TAin input cycle time must be 4 cycles of a count source or more. The TAin input high-level pulse width and low-level pulse width must be 2 cycles of a count source or more, respectively.

18.4 Electrical characteristics

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Measuring conditions	Lim	Unit	
	raianietei	Weasuring conditions	Min.	Max.	
tc(TA)	TAjıN input cycle time		2		μs
tsu(TAjın-TAjout)	TAjıN input setup time		500		ns
tsu(TAjout-TAjin)	TAjouт input setup time		500		ns


Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.




18.4 Electrical characteristics

Internal peripheral devices


- Count input in event counter mode
- Gating input in timer mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



•Up-down input and count input in event counter mode



Two-phase pulse input in event counter mode



Measuring conditions

- •Vcc = 2.7 to 5.5 V
- •Input timing voltage : VIL = 0.2 Vcc, VIH = 0.8 Vcc

18.4 Electrical characteristics

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lin	Unit	
		Min.	Max.	Offic
tc(TB)	TBin input cycle time (One edge count)	250		ns
tw(TBH)	TBin input high-level pulse width (One edge count)	125		ns
tw(TBL)	TBin input low-level pulse width (One edge count)	125		ns
tc(TB)	TBin input cycle time (Both edges count)	500		ns
tw(TBH)	TBin input high-level pulse width (Both edges count)	250		ns
tw(TBL)	TBin input low-level pulse width (Both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Data formula (Min.)	Limits		Unit
Syllibol		Data formula (Min.)	Min.	Max.	
t _{c(TB)}	TBin input cycle time	$\frac{8 \times 10^9}{2 \times f(f_2)}$ (Note 2)	666		ns
tw(TBH)	TBin input high-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	333		ns
tw(TBL)	TBin input low-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$ (Note 2)	333		ns

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Data formula (Min.)	Limits Min. Max.		Unit
t _{c(TB)}	TBin input cycle time	8 X 10 ⁹ 2Xf(f ₂)	666		ns
tw(TBH)	TBin input high-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$	333		ns
tw(TBL)	TBiin input low-level pulse width	$\frac{4 \times 10^9}{2 \times f(f_2)}$	333		ns

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (Minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Demonstra	Lin	Unit	
	Parameter	Min.	Max.	Offic
tc(CK)	CLK _i input cycle time	333		ns
tw(CKH)	CLK _i input high-level pulse width	166		ns
tw(CKL)	CLK _i input low-level pulse width	166		ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	65		ns
th(C-D)	RxDi input hold time	75		ns

Notes 1: The TBin input cycle time must be 4 cycles of a count source or more.

The TBi_{IN} input high-level pulse width and low-level pulse width must be 2 cycles of a count source or more, respectively.

2: f(f₂) represents the clock f₂ frequency.


For the relationship with the main clock and sub clock, refer to Table 14.3.1.

18.4 Electrical characteristics

External interrupt INT: input, Key input interrupt KI: input

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
tw(INH)	INT: input high-level pulse width	250		ns
tw(INL)	INT: input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns

Internal peripheral devices



Measuring conditions

•Vcc = 2.7 to 5.5 V

•Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}$, $V_{IH} = 0.8 \text{ Vcc}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

18.4 Electrical characteristics

18.4.6 Ready and Hold

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
$\mathbf{t}_{su(RDY-\phi_1)}$	RDY input setup time	80		ns
$\mathbf{t}_{su(HOLD-\phi_1)}$	HOLD input setup time	80		ns
$\mathbf{t}_{h(\phi_1-RDY)}$	RDY input hold time	0		ns
$\mathbf{t}_{h(\phi_1 - HOLD)}$	HOLD input hold time	0		ns

Note: This is applied to the case where the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.


Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz, unless otherwise noted)

Symbol	Parameter	Conditions	Limits		Unit
	Falametel	Conditions	Min.	Max.	O I III
t d(φ₁−HLDA)	HLDA output delay time	Fig. 18.4.1		120	ns


18.4 Electrical characteristics

Ready






With wait



Hold



Measuring conditions

•Vcc = 2.7 to 5.5 V

•Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}, V_{IH} = 0.8 \text{ Vcc}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$

18.4 Electrical characteristics

18.4.7 Single-chip mode

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter		Limits	
Symbol			Max.	Unit
tc	External clock input cycle time (Note 2)	83		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns
tsu(P0D-E)	Port P0 input setup time	200		ns
tsu(P1D-E)	Port P1 input setup time	200		ns
tsu(P2D-E)	Port P2 input setup time	200		ns
tsu(P3D-E)	Port P3 input setup time	200		ns
tsu(P4D-E)	Port P4 input setup time	200		ns
tsu(P5D-E)	Port P5 input setup time	200		ns
tsu(P6D-E)	Port P6 input setup time	200		ns
tsu(P7D-E)	Port P7 input setup time	200		ns
tsu(P8D-E)	Port P8 input setup time	200		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.


- 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
- 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (Note 2), unless otherwise noted)

Symbol	Parameter	Conditions	Limits		1 10:4
Symbol	Parameter	Conditions	Min.	Max.	Unit
td(E-P0Q)	Port P0 data output delay time			300	ns
td(E-P1Q)	Port P1 data output delay time			300	ns
td(E-P2Q)	Port P2 data output delay time			300	ns
td(E-P3Q)	Port P3 data output delay time]		300	ns
td(E-P4Q)	Port P4 data output delay time	Fig. 18.4.1		300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
td(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

18.4 Electrical characteristics



Measuring conditions

 \bullet Vcc = 2.7 to 5.5 V

•Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}$, $V_{IH} = 0.8 \text{ Vcc}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

18.4 Electrical characteristics

18.4.8 Memory expansion mode and Microprocessor mode: with no wait

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Cymbol	Parameter	Lin	11.7	
Symbol	Farameter	Min.	Max.	Unit
t _c	External clock input cycle time (Note 2)	83		ns
tw(H)	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
tr	External clock rise time		15	ns
t f	External clock fall time		15	ns
tsu(D-E)	Data input setup time	80		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (Note 1), unless otherwise noted)

	erwise noted)					
Symbol	Parameter	Conditions	Data formula (Min.)	Lim Min.	nits Typ.	Unit
td(An-E)	Address output delay time	4	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns
td(A-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 73$	10		ns
th(ALE-A)	Address hold time	0		9		ns
td(ALE-E)	ALE output delay time			4		ns
td(E-DQ)	Data output delay time				90	ns
t h(E-DQ)	Data hold time	Fig. 18.4.1	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 43	40		ns
tw(EL)	E pulse width		$\frac{2 \times 10^9}{2 \times f(f_2)} - 35$	131		ns
tpxz(E-DZ)	Floating start delay time				10	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 30$	53		ns
td(BHE-E)	BHE output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 63$	20		ns
td(R/W-E)	R/W output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns
th(E-BHE)	BHE hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 50$	33		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 50$	33		ns
t d(E− <i>φ</i> 1)	ϕ 1 output delay time			0	30	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.


2: f(f₂) represents the clock f₂ frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode :

With no wait (Wait bit = "1")



Measuring conditions

•Vcc = 2.7 to 5.5 V

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V•Data input : VIL = 0.16 Vcc, VIH = 0.5 Vcc

18.4 Electrical characteristics

18.4.9 Memory expansion mode and Microprocessor mode: with wait 1

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		l la it
Symbol	r arameter	Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	83		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns
tsu(D-E)	Data input setup time	80		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note 1), unless otherwise noted)

O b. a.l	Darameter	Conditions	Date (constant)	Lin	nits	11.20	
Symbol	Parameter	Conditions	Data formula (Min.)	Min.	Тур.	Unit	
td(An-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns	
td(A-E)	Address output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 63$	20		ns	
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns	
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns	
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 73	10		ns	
th(ALE-A)	Address hold time	0		9		ns	
td(ALE-E)	ALE output delay time			4		ns	
td(E-DQ)	Data output delay time				90	ns	
th(E-DQ)	Data hold time	Fig. 18.4.1	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 43	40		ns	
tw(EL)	E pulse width		$\frac{4 \times 10^9}{2 \times f(f_2)} - 35$	298		ns	
tpxz(E-DZ)	Floating start delay time				10	ns	
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 30$	53		ns	
td(BHE-E)	BHE output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns	
td(R/W-E)	R/W output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 63	20		ns	
th(E-BHE)	BHE hold time	1	$\frac{1 \times 10^9}{2 \times f(f_2)} - 50$	33		ns	
th(E-R/W)	R/W hold time		$\frac{1 \times 10^{9}}{2 \times f(f_2)} - 50$	33		ns	
t d(E− <i>φ</i> 1)	φ ₁ output delay time			0	30	ns	

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.


2: f(f₂) represents the clock f₂ frequency.

For the relationship with the main clock and sub clock, refer to **Table 14.3.1**.

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode :

When external memory area is accessed with wait 1 (Wait bit = "0" and Wait selection bit = "1")



Measuring conditions

• Vcc = 2.7 to 5.5 V

• Output timing voltage $: V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$ • Data input $: V_{IL} = 0.16 \text{ Vcc}, V_{IH} = 0.5 \text{ Vcc}$

18.4 Electrical characteristics

18.4.10 Memory expansion mode and microprocessor mode : with wait 0

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		11.20
Symbol	Faidilletei	Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	83		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
t r	External clock rise time		15	ns
t f	External clock fall time		15	ns
tsu(D-E)	Data input setup time	80		ns
th(E-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note 1), unless otherwise noted)

Cymahal	Parameter	Conditions	Data farmula (Min.)	Lin	nits	I In:
Symbol	Parameter	Conditions	Data formula (Min.)	Min.	Тур.	Unit
td(An-E)	Address output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)}$ - 68	182		ns
td(A-E)	Address output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)} - 88$	162		ns
th(E-An)	Address hold time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns
tw(ALE)	ALE pulse width		$\frac{2 \times 10^9}{2 \times f(f_2)} - 43$	123		ns
tsu(A-ALE)	Address output set up time		$\frac{2 \times 10^9}{2 \times f(f_2)} - 73$	93		ns
th(ALE-A)	Address hold time	O.	$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns
td(ALE-E)	ALE output delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 43$	40		ns
$t_{d(E-DQ)}$	Data output delay time				90	ns
th(E-DQ)	Data hold time	Fig. 18.4.1	$\frac{1 \times 10^9}{2 \times f(f_2)}$ - 43	40		ns
tw(EL)	E pulse width		$\frac{4 \times 10^{\circ}}{2 \times f(f_2)} - 35$	298		ns
tpxz(E-DZ)	Floating start delay time				10	ns
tpzx(E-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \times f(f_2)} - 30$	53		ns
td(BHE-E)	BHE output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)}$ - 68	182		ns
td(R/W-E)	R/W output delay time		$\frac{3 \times 10^9}{2 \times f(f_2)}$ - 68	182		ns
th(E-BHE)	BHE hold time	1	$\frac{1 \times 10^{\circ}}{2 \times f(f_2)} - 50$	33		ns
th(E-R/W)	R/W hold time		$\frac{1 \times 10^{\circ}}{2 \times f(f_2)} - 50$	33		ns
t d(E-φ1)	φ ₁ output delay time			0	30	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.


2: f(f₂) represents the clock f₂ frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode :

When external memory area is accessed with wait 0 (Wait bit = "0" and Wait selection bit = "0")



Measuring conditions

•Vcc = 2.7 to 5.5 V

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V•Data input : Vil = 0.16 Vcc, Vih = 0.5 Vcc

18.4 Electrical characteristics

18.4.11 Measuring circuit for ports P0 to P8 and pins ϕ 1 and $\overline{\mathsf{E}}$




Fig. 18.4.1 Measuring circuit for ports P0 to P8 and pins ϕ_1 and \bar{E}

18.5 Standard characteristics


18.5 Standard characteristics

Standard characteristics described below are just examples of the M37733MHLXXXHP's characteristics and are not guaranteed. For rated values, refer to section "18.4 Electrical characteristics."

18.5.1 Programmable I/O port (CMOS output) standard characteristics: Ports P0 to P3, P40-P43, P54-P57, P6, P7, and P8


(1) P-channel IOH-VOH characteristics

Power source voltage Vcc = 3 V



(2) N-channel IoL-Vol characteristics

Power source voltage Vcc = 3 V




18.5 Standard characteristics

18.5.2 Programmable I/O port (CMOS output) standard characteristics: Ports P44 to P47 and P50 to P53


(1) P-channel IOH-VOH characteristics

Power source voltage Vcc = 3 V



(2) N-channel IOL-Vol characteristics

Power source voltage Vcc = 3 V




18.5.3 Icc-f(XIN) standard characteristics

(1) Icc-f(XIN) characteristics on operating and at reset

- Measuring conditions
- (Vcc = 3 V, Ta = 25 °C, f(XIN):square waveform input, single-chip mode)
- Register setting conditions

Oscillation circuit control register 1 = "0216" (Main clock is input from the external.)



(2) Icc-f(XIN) characteristics during wait mode


•Measuring conditions (Vcc = 3 V, Ta = 25 °C, f(XIN):square waveform input, single-chip mode)

Register setting conditions

Oscillation circuit control register 0 = "2016" (In wait mode, clocks f2 to f512 are stopped.)

Oscillation circuit control register 1 = "0216" (Main clock is input from the external.) or

"0016" (Main-clock oscillation circuit is operating by itself.)



CC1: Main clock external input selection bit (bit 1 of oscillation circuit control register 1)

18.5 Standard characteristics


18.5.4 A-D converter standard characteristics

The lower line of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from " $0E_{16}$ " to " $0F_{16}$ " should occur at $36.25 \, \text{mV}$, but the measured value is $0.3 \, \text{mV}$. Accordingly, the measured point of change is $36.25 + 0.3 = 36.55 \, \text{mV}$.


The upper line of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is "0F16" is 2.2 mV. Accordingly, the differential non-linear error is 2.2 - 2.5 = -0.3 mV (-0.12 LSB).

[Measuring conditions]

•Vcc = AVcc = 3 V, •VREF = 2.56 V, •f(XIN) = 12 MHz, •Temp. = 25 °C



18.5 Standard characteristics



18.6 Applications

18.6 Applications

Some application examples of connecting external memorys for the low voltage version are described bellow.

Applications shown here are just examples. Modify the desired application to suit the user's need and make sufficient evaluation before actually using it.

18.6.1 Memory expansion

The following items of the low voltage version are the same as section "17.1 Memory expansion," but a part of the calculation way and constants for parameters is different:

- Memory expansion model
- •Calculation way for address access time of external memory
- •Bus timing
- Memory expansion way

① Address access time of external memory ta(AD)

ta(AD) = td(A-E) + tw(EL) - tsu(D-E) - (address decode time*1 + address latch delay time*2)

address decode time*1: time necessary for validating a chip select signal after an address is decoded address latch delay time*2: delay time necessary for latching an address

(This is not necessary on the minimum model.)

2 Data setup time of external memory for writing data tsu(D)

tsu(D) = tw(EL) - td(E-DQ)

Table 18.6.1 lists the calculation formulas and constants for each parameter of the low voltage version. Figure 18.6.1 shows the relationship between ta(AD) and 2Xf(f2). Figure 18.6.2 shows the relationship between tsu(D) and 2Xf(f2).

Table 18.6.1 Calculation formulas and constants for each parameter (Unit: ns)

Software wait	No wait	Wait 1	Wait 0			
Wait bit	1	0	0			
Wait selection bit	0 or 1	1	0			
td(A-E)	1 X 2X1	= n 3	$\frac{3 \times 10^9}{2 \times f(f_2)} - 88$			
tw(EL)	$\frac{2 \times 10^9}{2 \times f(f2)} - 35$		$\frac{4 \times 10^9}{2 \times f(f_2)} - 35$			
tsu(D-E)		80				
tsu(E-DQ)		90				
t _{pxz(E-DZ)}		10				
t _{pzx(E-DZ)}		$\frac{1 \times 10^9}{2 \times f(f2)} - 30$				

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: This is applied to the case where the system clock selection bit (bit 3 at address 6C16) = "0."

18.6 Applications




Fig. 18.6.1 Relationship between ta(AD) and 2×f(f2)




Fig. 18.6.2 Relationship between tsu(D) and 2×f(f2)

18.6 Applications

18.6.2 Memory expansion example on minimum model

Figure 18.6.3 shows a memory expansion example on the minimum model (with external RAM) and Figure 18.6.4 shows the corresponding timing diagram. In example, an Atmel company's EPROM (AT27LV256R) is used as the external ROM.

In Figure 18.6.3, the circuit condition is "No wait."




Fig. 18.6.3 Memory expansion example on minimum model




Fig. 18.6.4 Timing diagram on minimum model

18.6 Applications

18.6.3 Memory expansion example on medium model A

Figure 18.6.5 shows a memory expansion example on the medium model A. Figure 18.6.6 shows the corresponding timing diagram.




Fig. 18.6.5 Memory expansion example on medium model A




Fig. 18.6.6 Timing diagram on medium model A

18.6 Applications

18.6.4 Memory expansion example on maximum model

Figure 18.6.7 shows a memory expansion example on the maximum model. Figure 18.6.8 shows the corresponding timing diagram. In this example, Atmel company's EPROMs (AT27LV256R) are used as the external ROMs.

In Figure 18.6.7, the circuit condition is "No wait."




Fig. 18.6.7 Memory expansion example on maximum model

LOW VOLTAGE VERSION

18.6 Applications




Fig. 18.6.8 Timing diagram on maximum model

LOW VOLTAGE VERSION

18.6 Applications

18.6.5 Ready generating circuit example

When validating "wait" only for a certain area (for example, ROM area) in Figures 18.6.3 to 18.6.8, use the ready function.

Figure 18.6.9 shows a ready generating circuit example.




Fig. 18.6.9 Ready generating circuit example

CHAPTER 19 BUILT-IN PROM VERSION

19.1 EPROM mode 19.2 Usage precaution

In the PROM version, programming to the built-in PROM is possible by using a general-purpose PROM programmer and a programming adapter which is suitable for the microcomputer.

The built-in PROM version has the following two types:

●One Time PROM version

Programming to the PROM is possible once.

This version is suitable for a small quantity of and various production.

●EPROM version

Programming to the PROM is possible repeatedly because a program can be erased by exposing the erase window on the top of the package to an ultraviolet light source.

This version can be used only for program development (Evaluation only).

The built-in PROM version differs from the mask ROM version in the following:

- The built-in PROM version has a built-in PROM.
- Bit 3 of the oscillation circuit control register 1 (address 6F16) of the built-in PROM version is "1" at reset.
- Bit 3 of the oscillation circuit control register 1 (address 6F₁₆) of the built-in PROM version must be fixed to "1."

19.1 EPROM mode

19.1 EPROM mode

The built-in PROM version has the following two modes:

● Normal operating mode

The microcomputer has the same function as the mask ROM version.

●EPROM mode

Programming to the built-in PROM can be performed. The built-in PROM version enters this mode when "L" level is input to pin RESET.

19.1.1 Pin description

Table 19.1.1 lists the pin description in the EPROM mode.

In the normal operating mode, each pin has the same function as the mask ROM version.

Table 19.1.1 Pin description in EPROM mode

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source input	_	Apply 5 V ± 10% to pin Vcc, and 0 V to pin Vss.
CNVss	VPP input	Input	Apply VPP level when programming or verifying.
BYTE			
RESET	Reset input	Input	Connect to pin Vss.
XIN	Clock input	Input	Connect pins XIN and XOUT via a ceramic resonator
			or a quartz-crystal oscillator. When an external clock
Xout	Clock output	Output	is used, the clock should be input to pin XIN, and
			pin XOUT should be left open.
Ē	Enable output	Output	Open.
AVcc, AVss	Analog power source input	_	Connect pin AVcc to pin Vcc and pin AVss to pin
			Vss.
VREF	Reference voltage input	Input	Connect to pin Vss.
P00-P07	Address input (A0-A7)	Input	Input pins for low-order 8 bits (A0-A7) of address
P10-P17	Address input (A8-A15)	Input	Input pins for middle-order 8 bits (A8–A15) of address
P20-P27	Data input/output (D0-D7)	I/O	I/O pins for 8-bit data (D0-D7)
P30	Address input (A16)	Input	Input pin for the most significant bit (A16) address
P31-P33	Input port P3	Input	Connect to pin Vss.
P40-P47	Input port P4	Input	Connect to pin Vss.
P50-P57	Control input	Input	P50, P51 and P52 respectively function as \overline{PGM} ,
			OE and CE input pins. Connect P53-P56 to pin
			Vcc, and P57 to pin Vss.
P60-P67	Input port P6	Input	Connect to pin Vss.
P70-P77	Input port P7	Input	Connect to pin Vss.
P80-P87	Input port P8	Input	Connect to pin Vss.

19.1 EPROM mode

19.1.2 Reading/Programming from and to built-in PROM

In the EPROM mode, ports P0, P1, P2, P30, P50, P51, P52 and pins CNVss and BYTE are EPROM pins (M5M27C101K equivalent), and reading/programming from and to the built-in PROM can be performed in the same manner as for M5M27C101K. However, there is no device identification code. Accordingly, programming conditions must be set carefully. Furthermore, specify addresses from 0100016 to 1FFFF16 as the programmable area.

Table 19.1.2 lists the pin correspondence in the EPROM mode and Table 19.1.3 lists the programmable area. Figures 19.1.1 and 19.1.2 show the pin connections in the EPROM mode.

Table 19.1.2 Pin correspondence in EPROM mode

	M37733EHBFP(M37733EHBXXXFP) M37733EHBFS M37733EHLHP(M37733EHLXXXHP)	M5M27C101K
Vcc	Vcc	Vcc
VPP	CNVss, BYTE	VPP
Vss	Vss	Vss
Address input	P0, P1, P30	A0-A16
Data I/O	P2	D0-D7
CE	P52	CE
ŌĒ	P51	ŌĒ
PGM	P50	PGM

Table 19.1.3 Programmable area

Mem	ory allocation selection	n bits	Drogrammable area	
b2	b1	b0	Programmable area	
0	0	0	0100016–1FFFF16	
0	0	1	0200016–1FFFF16	
0	1	0	0100016-0FFF16	
1	0	0	0800016–0FFFF16	
1	0	1	0C00016-0FFF16	
1	1	0	0800016-1FFFF16	

Note: When changing the allocation of the internal memory by the memory allocation selection bits (Refer to **Figure 2.4.1.**), specify addresses listed in **Table 19.1.3** as the programmable area.

19.1 EPROM mode




Fig. 19.1.1 Pin connections in EPROM mode (M37733EHBFP)

19.1 EPROM mode




Fig. 19.1.2 Pin connections in EPROM mode (M37733EHLHP)

19.1 EPROM mode

(1) Read

When pins $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are set to "L" level and an address is input to address input pins, the contents of the built-in PROM can be read from data I/O pins; When pins $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are set to "H" level, data I/O pins enter the floating state.

(2) Program

When pin \overline{CE} is set to "L" level, pin \overline{OE} is set to "H" level, and VPP level is applied to pin VPP, programming to the PROM can be performed.

Input an address to address input pins and supply data to be programmed to data I/O pins in 8-bit parallel. On this condition, when pin \overline{PGM} is set to "L" level, the data is programmed into the built-in PROM.

(3) Erase (Available only in EPROM version)

The contents of the built-in PROM is erased by exposing the glass window on top of the package to an ultraviolet light which has a wave length of 2537 Angstrom. The light must be 15 W•s/cm² or more.

Table 19.1.4 I/O signals in EPROM mode

Pin name Mode	CE	ŌĒ	PGM	VPP	Vcc	Data I/O
Read-out	VIL	VIL	Χ	5 V	5 V	Output
Output	VIL	ViH	Χ	5 V	5 V	Floating
disable	ViH	X	Χ	5 V	5 V	Floating
Program	VIL	ViH	VIL	12.5 V	6 V	Input
Program verify	VIL	VIL	ViH	12.5 V	6 V	Output
Program disable	ViH	VIH	VIH	12.5 V	6 V	Floating

X: It may be VIL or VIH.

19.1 EPROM mode

19.1.3 Programming algorithm to built-in PROM

- ① Set Vcc = 6 V, VPP = 12.5 V, and address to 0100016. (Refer to **Table 19.1.3.**)
- ② After applying a programming pulse of 0.2 ms, check whether data can be read or not.
- ③ If the data cannot be read, apply a programming pulse of 0.2 ms again.
- Repeat the procedure, which consists of applying a programming pulse of 0.2 ms and read check, until
 the data can be read. Additionally, record the number of pulses applied (X) before the data was read.
- ⑤ Apply X pulses (0.2 X X ms) (described in ④) as additional programming pulses.
- ® When this procedure (① to ⑤) is complete, increment the address and repeat the above procedure until the last address is reached.
- ② After programming to the last address, read data when Vcc = VPP = 5 V (or Vcc = VPP = 5.5 V).

Figure 19.1.3 shows the programming algorithm flow chart.




Fig. 19.1.3 Programming algorithm flow chart


19.1 EPROM mode

19.1.4 Electrical characteristics of programming algorithm

AC electrical characteristics (Ta = 25 ± 5 °C, Vcc = 6 V ± 0.25 V, VPP = 12.5 ± 0.3 V, unless otherwise noted)

	5 .		Limits		11. %
Symbol	Parameter	Min.	Тур.	Max.	Unit
tAS	Address setup time	2			μs
toes	OE setup time	2			μs
tDS	Data setup time	2			μs
tah	Address hold time	0			μs
tDH	Data hold time	2			μs
tDFP	Output floating delay time after OE	0		130	ns
tvcs	Vcc setup time	2			μs
tvps	VPP setup time	2			μs
tPW	PGM pulse width	0.19	0.2	0.21	ms
topw	Additional PGM pulse width	0.19		5.25	ms
tces	CE setup time	2	line.		μs
tOE	Data delay time after OE			150	ns

Programming timing diagram



Switching characteristics measuring conditions

- ●Input voltage: VIL = 0.45 V, VIH = 2.4 V
- ●Input signal rise/fall time (10%–90%) : ≤ 20 ns
- ●Reference voltage in timing measurement : Input/output "L" = 0.8 V, "H" = 2 V

19.2 Usage precaution

19.2 Usage precaution

[Precautions on all built-in PROM versions]

When programming to the built-in PROM, high voltage is required. Accordingly, be careful not to apply excessive voltage to the microcomputer. Furthermore, be especially careful during power-on.

[Precautions on One Time PROM version]

One Time PROM versions shipped in blank (M37733EHBFP, M37733EHLHP), of which built-in PROMs are programmed by users, are also provided.

For these microcomputers, a programming test and screening are not performed in the assembly process and the following processes. To improve their reliability after programming, we recommend to program and test as the flow shown in Figure 19.2.1 before use.




Fig. 19.2.1 Programming and test flow for One Time PROM version

[Precautions on EPROM version]

- ●Cover the transparent glass window with a shield or others during the read mode because exposing to sun light or fluorescent lamp can cause erasing the programmed data.
 - A shield to cover the transparent window is available from Mitsubishi Electric Corporation. Be careful that the shield does not touch the EPROM lead pins.
- •Clean the transparent glass before erasing. There is a possibility that fingers' flat and paste disturb the passage of ultraviolet rays and affect badly the erasure capability.
- ●The EPROM version is a tool only for program development (Evaluation only), and do not use it for the mass product run.

CHAPTER 20

EXTERNAL ROM VERSION

- 20.1 Performance overview
- 20.2 Pin configuration
- 20.3 Pin description
- 20.4 Block description
- 20.5 Memory allocation
- 20.6 Processor modes
- 20.7 Timer A
- 20.8 Reset
- 20.9 Electrical characteristics
- 20.10 Low voltage version

The external ROM version can operate only in the microprocessor mode.

Functions of the external ROM version differ from those of the mask ROM version in the following. Therefore, only the differences are described in this chapter:

- Memory allocation
- Operation is available only in the microprocessor mode
- The ROM area change function is not available.
- Timer A has the pulse output port mode.
- Power source current and Current consumption

For the other functions, refer to chapters "2. CENTRAL PROCESSING UNIT (CPU)" to "18. LOW VOLTAGE VERSION."

* For product expansion information of the 7733 Group, contact the appropriate office, as listed in "CONTACT ADDRESSES FOR FURTHER INFORMATION."



20.1 Performance overview

20.1 Performance overview

Performance overview of the external ROM version differs from that of the mask ROM version in the following: memory size and current consumption. For the other items, refer to section "1.1 Overview."

Table 20.1.1 lists the M37733S4BFP's performance overview.

Table 20.1.1 M37733S4BFP's performance overview

Items		Performance
Memory size	RAM	2048 bytes
Current consumption		57 mW (When f(XIN) = 25-MHz external square wave
		input, Vcc = 5 V, and the main clock is the system clock,
		Typ.)
		300 μ W (When f(XCIN) = 32 kHz, Vcc = 5 V, the sub
		clock is the system clock, and the main clock is stopped,
		Тур.)

20.2 Pin configuration

20.2 Pin configuration

Figure 20.2.1 shows the M37733S4BFP pin configuration.

Note: For the low voltage version, refer to section "20.10 Low voltage version."




Fig. 20.2.1 M37733S4BFP pin configuration (Top view)

20.3 Pin description

20.3 Pin description

Tables 20.3.1 and 20.3.2 list the pin description.

Table 20.3.1 Pin description (1)

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source input		To pin Vcc, apply 5 V±10% (When the main clock is
			the system clock) or 2.7 V to 5.5 V (When the sub-
			clock is the system clock). To pin Vss, apply 0 V.
CNVss	CNVss	Input	Connect to pin Vcc.
RESET	Reset input	Input	The microcomputer is reset when "L" level is input to
			this pin.
XIN	Clock input	Input	Pins XIN and XOUT are the I/O pins of the clock
			generating circuit, respectively. Connect these pins via
Xout	Clock output	Output	a ceramic resonator or a quartz-crystal oscillator. When
			an external clock is used, the clock should be input to
			pin XIN, and pin XOUT should be left open.
Ē	Enable output	Output	This pin outputs signal E. When E's level is "L," the
			microcomputer reads data and instruction codes or writes
			data. Also, output of signal $\overline{\mathbb{E}}$ can be stopped by software.
BYTE	External data bus width	Input	Input level to this pin determines whether the external
	selection input		data bus has a 16-bit width or an 8-bit width. A 16-bit
		4	width is selected when the level is "L," and an 8-bit
			width is selected when the level is "H."
AVcc	Analog power source input		Power source input for the A-D converter. Connect to
	_	.0.	pin Vcc.
AVss			Power source input for the A-D converter. Connect to
			pin Vss.
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D
		_	converter.
A0 (P00)-	Address (low order) output	Output	Address's low-order 8 bits (A0-A7) are output.
A7 (P07)	Address (address adam)	1/0	A Miles of the section of the least the section of
A8/D8	Address (middle order)	I/O	• When the external data bus width = 8 bits
• •	output/Data (high order)		(Pin BYTE is at "H" level)
D15 (P17)	I/O		Address's middle-order 8 bits (A8–A15) are output.
			When the external bus width = 16 bits(Pin BYTE is at "L" level)
			Input/Output of data (D8–D15) and output of address's
			middle-order 8 bits (A8–A15) are performed with the
			time sharing method.
A16/D0	Address (high order) output/	1/0	Input/Output of data (D0–D7) and output of address's
(P20)–A23/	Data (low-order) I/O	I/O	high-order 8 bits (A16–A23) are performed with the time
D7 (P27)	Data (10W-01del) 1/0		sharing method.
טו (רבו)			Sharing method.

20.3 Pin description

Table 20.3.2 Pin de	scription (2)
---------------------	---------------

Pin	Name	Input/Output	Functions
R/W (P30),	Read write output,	Output	These pins respectively output signals R/W, BHE, ALE,
BHE (P31),	Byte high enable output,		and HLDA.
ALE (P32),	Address latch enable		● Signal R/W
HLDA (P33)	output,		This signal indicates the data bus state.
	Hold acknowledge output		When this signal level is "H," a data bus is in the
			read state. When this signal level is "L," a data bus
			is in the write state.
			● Signal BHE
			This signal's level is "L" when the microcomputer
			accesses an odd address.
			Signal ALE
			This signal is used to separate the multiplexed signal which
			consists of an address and data to the address and the data.
			● Signal HLDA
			This signal informs the external whether the
			microcomputer enters the Hold state or not.
			In Hold state, pin HLDA outputs "L" level.
HOLD,	Hold request,	Input	The microcomputer is in Hold state while pin HOLD's
RDY,	Ready,	Input	input level is "L" and is in Ready state while pin RDY's
ϕ 1(P42),	Clock output,	Output	input level is "L."
P43-P47	I/O port P4	I/O	Clock ϕ_1 is output from pin ϕ_1 . P43–P47 function as I/
			O ports with the same functions as port P5.
P50-P57	I/O port P5	I/O	P5 is a CMOS 8-bit I/O port and has an I/O direction
		°0-	register. Each pin can be programmed as an input port
			or an output port. And it can be programmed as I/O
			pins for timers A0-A3 and input pins (KI ₀ -KI ₃) for the
			key input interrupt.
P60-P67	I/O port P6	I/O	P6 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as I/O pins for timer A4,
			external interrupt input pins, and input pins for timers
			B0-B2. P67 also functions as an output pin for the sub
			clock (φSUB).
P70-P77	I/O port P7	I/O	P7 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as analog input pins for
			the A-D converter. P76 and P77 can be programmed
			as I/O pins (XCOUT, XCIN) for the sub-clock (32 kHz)
			oscillation circuit. When using P76 and P77 as pins
			XCOUT and XCIN, connect a quartz-crystal oscillator
			between them. P72-P75 also function as UART2's I/O
			pins.
P80-P87	I/O port P8	I/O	P8 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as serial I/O's I/O pins.

20.4 Block description

Figure 20.4.1 shows the M37733S4BFP block diagram.




Fig.20.4.1 M37733S4BFP block diagram

20.5 Memory allocation

20.5 Memory allocation

The internal area's memory allocation is described below. For details, refer to section "2.4 Memory allocation." For the external area, refer to section "20.6 Processor modes." Figure 20.5.1 shows the M37733S4BFP's memory map and Figure 20.5.2 shows the SFR area's memory map.



20.5 Memory allocation




Fig. 20.5.1 M37733S4BFP's memory map

20.5 Memory allocation

ress (Hex	adecimal notation)	Address (Hexa	decimal notation)
000000		000040	Count start flag
000001		000041	oount start mag
000002	Port P0 register (Note 3)	000042	One-shot start flag
000003	Port P1 register (Note 3)	000043	· ·
000004	Port P0 direction register (Note 3)	000044	Up-down flag
000005	Port P1 direction register (Note 3)	000045	
000006	Port P2 register (Note 3)	000046	Timer A0 register
000007	Port P3 register (Note 3)	000047	Timer Ao register
800000	Port P2 direction register (Note 3)	000048	Timer A1 register
000009	Port P3 direction register (Note 3)	000049	Timer At register
00000A	Port P4 register (Note 3)	00004A	Timer A2 register
00000B	Port P5 register	00004B	3
00000C	Port P4 direction register (Note 3)	00004C	Timer A3 register
00000D	Port P5 direction register	00004D	
00000E	Port P7 register	00004E	Timer A4 register
00000F	Port P6 direction register	00004F	
000010 000011	Port P6 direction register Port P7 direction register	000050 000051	Timer B0 register
000011	Port P8 register	000051	
000012	1 of 1 o register	000052	Timer B1 register
000013	Port P8 direction register	000054	
000015	The state of the s	000055	Timer B2 register
000016		000056	Timer A0 mode register
000017		000057	Timer A1 mode register
000018		000058	Timer A2 mode register
000019		000059	Timer A3 mode register
00001A		00005A	Timer A4 mode register
00001B		00005B	Timer B0 mode register
00001C	Pulse output data register 1 (Note 1)	00005C	Timer B1 mode register
00001D	Pulse output data register 0 (Note 1)	00005D	Timer B2 mode register
00001E	A-D control register 0	00005E	Processor mode register 0
00001F	A-D control register 1	00005F	Processor mode register 1
000020	A-D register 0	000060	Watchdog timer register
000021	7 D Toglotor o	000061	Watchdog timer frequency selection flag
000022	A-D register 1	000062	Waveform output mode register (Note 1)
000023		000063	Reserved area (Notes 1, 2)
000024	A-D register 2	000064	UART2 transmit/receive mode register
000025		000065	UART2 baud rate register (BRG2)
000026	A-D register 3	000066 000067	UART2 transmission buffer register
000027		000067	UART2 transmit/receive control register 0
000028 000029	A-D register 4	000069	UART2 transmit/receive control register 1
000029 00002A		000009 00006A	OAIX12 transmittedelve control register 1
00002A	A-D register 5	00000A	UART2 receive buffer register
00002B		00006C	Oscillation circuit control register 0
00002D	A-D register 6	00006D	Port function control register
00002E		00006E	Serial transmit control register
00002E	A-D register 7	00006F	Oscillation circuit control register 1
000030	UART 0 transmit/receive mode register	000070	A-D/UART2 trans./rece. interrupt control reg
000031	UART 0 baud rate register (BRG0)	000071	UART 0 transmission interrupt control register
000032		000072	UART 0 receive interrupt control register
000033	UART 0 transmission buffer register	000073	UART 1 transmission interrupt control registe
000034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
000036		000076	Timer A1 interrupt control register
000037	UART 0 receive buffer register	000077	Timer A2 interrupt control register
000038	UART 1 transmit/receive mode register	000078	Timer A3 interrupt control register
000039	UART 1 baud rate register (BRG1)	000079	Timer A4 interrupt control register
00003A	LIADT 4 transposing buffer register	00007A	Timer B0 interrupt control register
00003B	UART 1 transmission buffer register	00007B	Timer B1 interrupt control register
00003C	UART 1 transmit/receive control register 0	00007C	Timer B2 interrupt control register
00003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register
00003E	LIADT 1 receive buffer register	00007E	INT ₁ interrupt control register
00003F	UART 1 receive buffer register	00007F	INT2/Key input interrupt control register

Fig. 20.5.2 SFR area's memory map

^{3:} Niemory map of the M37/33S4BFP differs from that of the M37733MHBXXXFP in ac
2: Writing to the reserved area is disabled.
3: These registers are used when outputting an arbitrary data in the stop or wait mode.

20.6 Processor modes

20.6 Processor modes

The M37733S4BFP can operate only in the microprocessor mode. For the processor mode, refer to the description of the microprocessor mode in section "2.5 Processor modes."

Also, be sure to set as follows:

- Connect pin CNVss to Vcc.
- Fix the processor mode bits to "102."

Figure 20.6.1 shows the structure of the processor mode register 0.




Fig. 20.6.1 Structure of processor mode register 0

20.7 Timer A

20.7 Timer A

Timer A is used mainly for output to the external. It consists of five counters (Timers A0 to A4) each equipped with a 16-bit reload function. Timers A0 to A4 operate independently of each other.

20.7.1 Overview

In the external ROM version, timer A has five operating modes listed below. In operating modes ① to ④, the external ROM version operates the same as the mask ROM and PROM versions. Operating mode ⑤ is described in this chapter.

- ① Timer mode
- 2 Event counter mode
- 3 One shot pulse mode
- 4 Pulse width modulation (PWM) mode
- ⑤ Pulse output mode

Refer to chapter "6. TIMER A."

20.7.2 Pulse output port mode

(1) Overview

In the pulse output mode, there are two types of pulse output port: RTP0 controlled by timer A0 and RTP1 controlled by timer A2.

When an underflow occurs in timer A0 or A2, the contents of the pulse output data register 0 or 1 is output from the corresponding pulse output pins.

Also, the pulse width can be modulated by timer A as follows: use timer A1 for RTP0 and use timer A3 for RTP1. In addition, RTP0 can reverse the polarity of the contents of the pulse output data register 0 by software and outputs it.

Table 20.7.1 lists the specifications of the pulse output mode.

Table 20.7.1 Specifications of pulse output port mode

Pulse output port	RTP0	RTP1
Control timer	Timer A0	Timer A2
Pulse output pins	RTP00-RTP03	RTP10-RTP13
	(Ports P50-P53)	(Ports P54-P57)
Register where pulse data is set	Pulse output data register 0	Pulse output data register 1
Pulse width modulation	Possible (Timer A1 is used)	Possible (Timer A3 is used)
Output level reverse function	Available	Not available

20.7 Timer A

(2) Block description

Figure 20.7.1 shows the block diagram for the pulse output mode. Figures 20.7.3 to 20.7.6 show the structures of registers related to the pulse output port mode.

Also, Figure 20.7.2 shows the structure of the port P5 output control circuit.






Fig. 20.7.1 Block diagram for pulse output port mode

● P50/TA0out/RTP00, P52/TA1out/RTP02, P54/TA2out/RTP10, P56/TA3out/RTP12



● P51/TA0IN/RTP01, P53/TA1IN/RTP03, P55/TA2IN/RTP11, P57/TA3IN/RTP13



Notes 1: Ports P50 to P53 correspond to bit 1. Ports P54 to P57 correspond to bit 0.

2: Bit 2 of the timer Ai mode register which corresponds to each port

Fig. 20.7.2 Port P5 output control circuit




Fig. 20.7.3 Structures of timer A0, A2 mode registers and timer A0, A2 registers in pulse output port mode




Fig. 20.7.4 Structures of timer A1, A3 mode registers and timer A1, A3 registers in pulse output port mode (when pulse width modulation function is used)

0	Wavefo	orm output mode register (address 62 16)		
	Bit	Bit name	Functions	At reset	RW
	0	Waveform output selection bits	0 0: Port P5 is a programmable I/O port. 0 1: RTP1 is selected.	0	RW
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	- Silo	1 0: RTP0 is selected. 1 1: RTP1 and RTP0 are selected.	0	RW
	2	Not implemented. This bit is "0" at reading.		Undefined	-
	3	Polarity selection bit (Valid only for RTP0)	0: Positive polarity 1: Negative polarity	0	RW
	4	Pulse width modulation selection bit by timer A1	0: Not modulated 1: Modulated	0	RW
	5	Pulse width modulation selection bit by timer A3	0: Not modulated 1: Modulated	0	RW
	6	Not implemented. This bit is "0" at reading.	6.0	Undefined	_
<u> </u>	7	Must be fixed to "0."	.0	0	RW

Fig. 20.7.5 Structures of waveform output mode register




Fig. 20.7.6 Structures of pulse output data registers 0, 1

20.7 Timer A

(3) Initial setting example for registers related to pulse output port mode

Figures 20.7.7 to 20.7.9 show an initial setting example for registers related to the pulse output port mode.




Fig. 20.7.7 Initial setting example for registers related to pulse output port mode (1)




Fig. 20.7.8 Initial setting example for registers related to pulse output port mode (2)




Fig. 20.7.9 Initial setting example for registers related to pulse output port mode (3)

(4) Operation in pulse output port mode

The RTP0 operation when the pulse width is not modulated and the output level reverse function is not used is described below.

Note: Description in () is applied to the RTP1 operation.

- ① When the count start flag of timer A0 (A2) is set to "1," the counter starts counting of the count source.
- When an underflow occurs, data is output from each bit of RTP0 (RTP1) according to the setting of each bit of the pulse output data register 0 (1). This data is retained until the next underflow occurs. Timer A0 (A2) reloads the contents of the reload register and continues counting.
- ③ When the underflow occurs in ②, the timer A0 (A2) interrupt request bit is set to "1." Then, the interrupt request bit remains set to "1" until the interrupt request is accepted or the interrupt request bit is cleared to "0" by software.

Figure 20.7.10 shows an operation example of the pulse output port mode.




Fig. 20.7.10 Operation example of pulse output port mode

20.7 Timer A

(5) Selectable functions

The pulse width modulation function and the RTP0 output level reverse function are described below.

Pulse width modulation function

The RTP0 operation when the positive polarity is selected is described below.

Note: Description in () is applied to the RTP1 operation.

When "the pulse width modulation selection bit by timer A1(A3)" [bit 4(5)) at address 6216] is set to "1," "modulated" (Refer to **Figure 20.7.5.**) is selected. The pulse width modulation is performed while pins RTP00 to RTP03 (RTP10 to RTP13) output "H" level. (Refer to section "6.6 Pulse width modulation (PWM) mode" and Figure 20.7.4.) Figure 20.7.11 shows an operation example when "modulated" is selected.




Fig. 20.7.11 Operation example when "modulated" is selected

Output level reverse function (only for RTP0)

When the polarity selection bit (bit 3 at address 6216) is set to "1," the output level can be reversed. In this case, when the RTP00 to RTP03 output data bits (bits 0 to 3 at address 1D16) are set to "0," pins RTP00 to RTP03 output "H" level; when these bits are set to "1," these pins output "L" level.

When the output level reverse function and "modulated" are selected, the pulse width modulation is performed while pins RTP00 to RTP03 output "L" level. Figure 20.7.12 shows an operation example when the output level is reversed with "modulated" selected.




Fig. 20.7.12 Operation example when RTP0 output level reverse function and "modulated" are selected

[Precautions for pulse output port mode (pulse output function)]

- 1. In order to make ports P50 (RTP00), P52 (RTP02), P54 (RTP10), and P56 (RTP12) function as the pulse output pins, fix bit 2 of the timer A0 to A3 mode registers to "1."
 - When using RTP0: Fix bit 2 of the timer A0 and A1 mode registers to "1."
 - When using RTP1: Fix bit 2 of the timer A2 and A3 mode registers to "1."
- 2. When the pulse width modulation function is not used, timers A1 and A3 can be used as timers which do not have I/O pins. In this case, fix bit 2 of the timer A1 and A3 mode registers to "1." In addition, fix bits 0, 1, 4, and 5 of these registers to "0."

20.8 Reset

20.8 Reset

The reset description of the external ROM version differs from that of the mask ROM version in the state immediately after reset.

The state immediately after reset of the external ROM version differs from that of the mask ROM version in the following addresses: addresses 1C16, 1D16, 6216 and 6316. Only the differences are described below. Figures 20.8.1 and 20.8.2 show the state of SFR area and internal RAM area immediately after reset (1) and (4). Figure 20.8.1 corresponds to Figure 13.1.3. Figure 20.8.2 corresponds to Figure 13.1.6. For the other descriptions, refer to chapter "13. RESET."



■SFR area (addresses 016 to 7F16)

Abbreviations which represent access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid.

RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid. It is impossible to read the bit state.

: Not implemented. It is impossible to read the bit state. The written value becomes invalid.

0: "0" immediately after reset.

1: "1" immediately after reset.

?: Undefined immediately after reset.

0 : Always "0" at reading

: Always undefined at reading

0 : "0" immediately after reset. Must be fixed to "0."

Addres	ss Register name	Access characteristics b0		State immediately after reset b7 b0						
016				?						
116			1	?						
216	Port P0 register	RW		?						
316	Port P1 register	RW		?						
416	Port P0 direction register	RW	4	0016						
516	Port P1 direction register	RW		0016						
6 16	Port P2 register	RW		?						
7 16	Port P3 register	RW		0 0 0 0 ?						
816	Port P2 direction register	RW		0016						
916	Port P3 direction register	RW	1	0 0 0 0 0 0 0 0						
A16	Port P4 register	RW		?						
B16	Port P5 register	RW	1	?						
C16	Port P4 direction register	RW	1	0016						
D16	Port P5 direction register	RW	İ	0016						
E16	Port P6 register	RW	ĺ	?						
F16	Port P7 register	RW	ĺ	?						
1016	Port P6 direction register	RW	1	0016						
1116	Port P7 direction register	RW		0016						
1216	Port P8 register	RW	İ	?						
1316			1	?						
1416	Port P8 direction register	RW		0016						
1516			1	?						
16 16				?						
17 16				?						
1816				?						
1916				?						
1A16				?						
1B ₁₆	38.			?						
1C16 F	Pulse output data register 1	WO		?						
1D16 F	Pulse output data register *	WO		?						
1E16	A-D control register 0	RW		0 0 0 0 0 ? ? ?						
1F16	A-D control register 1	RW RW		? ? 0 0 0 ? 1 1						

Fig. 20.8.1 State of SFR area and internal RAM area immediately after reset (1)

* The contents of addresses 1C16 and 1D16 of the M37733S4BFP differ from those of the M37733MHBXXXFP.

20.8 Reset




Fig. 20.8.2 State of SFR area and internal RAM area immediately after reset (4)

20.9 Electrical characteristics

20.9 Electrical characteristics

Except for "Icc," the electrical characteristics of the M37733S4BFP are the same as those of the M37733MHBXXXFP in the microprocessor mode. For the others, refer to chapter "15. ELECTRICAL CHARACTERISTICS.")

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Measuring conditions		Limits		Unit
Cymbol	r dramotor			Min.	Тур.	Max.	Offic
			Vcc = 5 V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 12.5$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		11.4	22.8	mA
		Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 1.5625$ MHz), $f(X_{CIN}) : Stopped$, in operating (Note 1)					mA
Icc	Power source current	External bus is operating, output pins are open, and the other pins are	operating, output $ VCC = 5V$, $f(X_{IN}) = 25 \text{ MHz (Square waveform)}$, and the other $ f(X_{CIN}) = 32.768 \text{ kHz}$, when the WIT instruction is executed (Note 2)				
		connected to Vss.	Vcc = 5 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)		60	120	μΑ
		Vcc = 5 V, f(X _{IN}): Stopped, f(X _{CIN}): 32.768 kHz, when the WIT instruction is executed (Note 4		5	10	μΑ	
			Ta = 25 °C, when clock is stopped			1	μΑ
			Ta = 85 °C, when clock is stopped			20	μΑ

- **Notes 1:** This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."
 - 2: This is applied when the main clock external input selection bit = "1" and the system clock stop selection bit at wait state = "1."
 - **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 - **4:** This is applied when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1."

20.10 Low voltage version

20.10 Low voltage version

Differences from the M37733S4BFP are mainly described below.

20.10.1 Performance overview

The performance overview of the low voltage version differs from that of the mask ROM version in the following: memory size and current consumption. For the other items, refer to section "18.1 Performance overview."

Table 20.10.1 shows the performance overview of the M37733S4LHP.

Table 20.10.1 M37733S4LHP's performance overview

Items		Performance				
Memory size	RAM	2048 bytes				
Current consumption		10.8 mW (When f(XIN) = 12-MHz external square wave input, Vcc				
		= 3 V, and the main clock is the system clock, Typ.)				
		120 μ W (When f(XCIN) = 32 kHz, Vcc = 3 V, the sub clock is the				
		system clock, and the main clock is stopped, Typ.)				

20.10 Low voltage version

20.10.2 Pin configuration

Figure 20.10.1 shows the M37733S4LHP pin configuration.




Fig. 20.10.1 M37733S4LHP pin configuration (Top view)

20.10 Low voltage version

20.10.3 Functional description

Except for the power-on reset conditions, the M37733S4LHP has the same functions as the M37733S4BFP. For the other functions, refer to chapters "2. CENTRAL PROCESSING UNIT (CPU)" to "14. CLOCK GENERATING CIRCUIT."

The power-on reset conditions of the M37733S4LHP are the same as those of the M37733MHLXXXHP. For details, refer to section "18.3 Functional description".

20.10.4 Electrical characteristics

Except for "Icc," the electrical characteristics of the M37733S4LHP are the same as those of the M37733MHLXXXHP in the microprocessor mode. For the others, refer to section "18.4 Electrical characteristics."

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter		Measuring conditions		Limits		Unit
				Min.	Тур.	Max.	Offic
			Vcc = 5 V, $f(X_{IN}) = 12 \text{ MHz (Square waveform)},$ $(f(f_2) = 6 \text{ MHz}),$ $f(X_{CIN}) = 32.768 \text{ kHz},$ in operating (Note 1) Vcc = 3 V,	,	5.4	10.8	mA
ICC				3.6	7.2	mA	
		External bus is operating,	Vcc = 3 V, $f(X_{IN}) = 12 \text{ MHz (Square waveform)}$, $(f(f_2) = 0.75 \text{ MHz})$, $f(X_{CIN}) : \text{Stopped}$, in operating (Note 1)		0.5	1.0	mA
	Power source current	output pins are open, and the other pins are connected	Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		6	12	μΑ
		to Vss.	Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)		40	80	μΑ
			Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, when the WIT instruction is executed (Note 4)		3	6	μΑ
					1	μΑ	
			when clock is stopped Ta = 85 °C, when clock is stopped			20	μΑ

- **Notes 1:** This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."
 - 2: This is applied when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1."
 - **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 - **4:** This is applied when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1."

APPENDIX

Appendix 1. Memory allocation of 7733 Group

Appendix 2. Memory allocation in SFR area

Appendix 3. Control registers

Appendix 4. Package outlines

Appendix 5. Hexadecimal instruction code table

Appendix 6. Machine instructions

Appendix 7. Examples of handling unused pins

Appendix 8. Countermeasure examples against noise

Appendix 9. Q & A

Appendix 1. Memory allocation of 7733 Group

1. M37733MHBXXXFP, M37733EHBXXXFP, M37733EHBFS, M37733MHLXXXHP, M37733EHLXXXHP




Fig. 1 Memory allocation of M37733MHBXXXFP, M37733EHBXXXFP, M37733EHBFS, M37733MHLXXXHP, M37733EHLXXXHP (1)




Fig. 2 Memory allocation of M37733MHBXXXFP, M37733EHBXXXFP, M37733EHBFS, M37733MHLXXXHP, M37733EHLXXXHP (2)




Fig. 3 Memory allocation of M37733MHBXXXFP, M37733EHBXXXFP, M37733EHBFS, M37733MHLXXXHP, M37733EHLXXXHP (3)

2. M37733S4BFP, M37733S4LHP




Fig. 4 Memory allocation of M37733S4BFP, M37733S4LHP

Appendix 2. Memory allocation in SFR area

Appendix 2. Memory allocation in SFR area

Figures 5 to 8 show the memory allocation in SFR area. The signals used in Figures 5 to 8 are shown below.

Abbreviations which represent access characteristics

- RW: It is possible to read the bit state at reading. The written value becomes valid.
- RO: It is possible to read the bit state at reading. The written value becomes invalid.
- WO: The written value becomes valid. It is impossible to read the bit state.
- : Not implemented. It is impossible to read the bit state. The written value becomes invalid.
- 0: "0" immediately after reset.
- 1: "1" immediately after reset.
- ?: Undefined immediately after reset.
- 0 : Always "0" at reading
- ? : Always undefined at reading
 - : "0" immediately after reset.

 Must be fixed to "0."




Fig. 5 Memory allocation in SFR area (1)

Addre	ss Register name	Access	character	ristics	State	e imme	diately a	fter res	et b0
2016	A-D register 0		RO	~~	[?		
2116	A-D Tegister 0		RO			?			?
2216	A-D register 1		RO				?		
2316	7 D Togistor 1		RO			?		?	?
2416	A-D register 2		RO				?		
2516	7. D Togiciol 2		RO			?		?	?
2616	A-D register 3		RO				?		
2716	7. D Togistor o		RO			?		?	?
2816	A-D register 4		RO				?		
2916	// D regioner r		RO			?		?	?
2A16	A-D register 5		RO				?		
2B16	7. 2 regions: e		RO			?		?	?
2C16	A-D register 6		RO				?		
2D16	/ 2 regions s		RO			?		?	?
2E16	A-D register 7		RO			-	?		
2F16			RO			?		?	?
	ART0 transmit/receive mode register		RW		1/1		0016		
3116	UART0 baud rate register		WO		The same		?		
3216	UART0 transmission buffer register		WO	-			?		
3316				WO			?		
	ART0 transmit/receive control register 0	RW	RO	RW		0 0	0 1	0 0	0
	ART0 transmit/receive control register 1	RO	2000	WRORW	0	0 0	0 0	0 1	0
36 16	UART0 receive buffer register		RO				?		
3716				RO	0	0 0	0 0	0 0	?
	UART1 transmit/receive mode register	-	RW				0016		
3916	UART1 baud rate register		WO				?		
3A16	UART1 transmission buffer register		WO	1,1,0			?		
3B16		DIAL		l wo				0 0	
	JART1 transmit/receive control register 0	RW	RO	RW RW RO RW		0 0	0 1 0	0 0	0
	JART1 transmit/receive control register 1	RO	RO	(WKOKO)KW		0 0	?	UII	10
3E16 3F16	UART1 receive buffer register	P	KU	RO	0	0 0	0 0	0 0	?
JI 10	CO.			KU	U 1	0 0	0 0	0 0	<u> </u>

Fig. 6 Memory allocation in SFR area (2)

APPENDIX

Appendix 2. Memory allocation in SFR area


Addres	s Register name	Acces	ss cha	aracteristics	0	Sta b7	ate ii	mme	ediat	ely a	after	rese	et b0
4016	Count start flag		F	RW					00	16			
4116									•	?			
4216	One-shot start flag			WO			?		0	0	0	0	0
4316									•	?			
4416	Up-down flag	WO		RW		0	0	0	0	0	0	0	0
4516						?							
46 16	Timer A0 register	*1				?							
4716	Timer At register		*	\$1					•	?			
4816	Timer A1 register		*	\$1					•	?			
4916	Timer AT register		*	1					•	?			
4A16	Timer A2 register	*1							•	?			
4B16	Timer Az register		*	<u></u> 1					•	?			
4C16	Timer A3 register		*	<u></u> 1					•	?			
4D16	Timer As register	*1					\mathbb{C}	8	•	?			
4E16	Timer A4 register		10			•	?						
4F16	Timer 74 register		1				?						
5016	Timer B0 register		*	<u> </u>	-	9				?			
5116	Timer bo register			<u>*1</u>						?			
5216	Timer B1 register		*	<u>\$1</u>						?			
5316	Timer BT register		*	<u></u> 1						?			
5416	Timer B2 register		*	<u>1</u>						?			
5516	Timer bz register		*	1						?			
56 16	Timer A0 mode register			2W					00	16			
5716	Timer A1 mode register	-	$\overline{}$	2W					00	16			
5816	Timer A2 mode register		R	2W					00	16			
5916	Timer A3 mode register	- 4		:W					00	16			
5A16	Timer A4 mode register)16					
5B16	Timer B0 mode register	RW ※	_	RW	_	0	0	?	?	0	0	0	0
5C16	Timer B1 mode register	RW 拳		RW	_	0	0	?	?	0	0	0	0
5D16	Timer B2 mode register	RW 巻	2	RW	_	0	0	?	?	0	0	0	0
5E16	Processor mode register 0	RW	_	WORW #3 R\		0	0	0	0	0	0	※3	0
5F16	Processor mode register 1		Ν								0		

^{*1} Access characteristics at addresses 4616 to 5516 vary according to the timer's operating mode. (Refer to chapter "6. TIMER A," and chapter "7. TIMER B.")

Fig. 7 Memory allocation in SFR area (3)

^{**2} Access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to chapter "7. TIMER B.")

^{*3} Access characteristics for bit 1 at address 5E₁₆ and its state immediately after reset vary according to the voltage level applied to pin CNVss. (Refer to section "2.5 Processor modes.")




- *1 A value of "FFF16" is set to the watchdog timer. (Refer to chapter "10. WATCHDOG TIMER.")
- *2 For access characteristics at address 6C16, also refer to Figure 14.3.2.
- ***3** Fix this bit to "1" in the One Time PROM version and EPROM version. (However, fix this bit to "0" in the 7735 Group.)
- ****4** Do not write to the reserved area. (Refer to Figure 20.8.1 for the M37733S4BFP, M37733S4LHP, M37735S4BFP, 37735S4LHP.)
 - ■Internal RAM area (M37733MHBXXXFP: addresses 8016 to FFF16)
 - At hardware reset
 - (not including the case where the stop or wait mode is terminated)...Undefined.
 - At software reset...Retains the state immediately before reset.
 - When the stop or wait mode is terminated (when the hardware reset is used)...Retains the state immediately before the STP or WIT instruction is executed.

Fig. 8 Memory allocation in SFR area (4)

Appendix 3. Control registers

Appendix 3. Control registers

The control registers allocated in the SFR area are shown on the following pages. Below is the structure diagram for all registers.



Blank: Set to "0" or "1" according to the usage.

: Set to "0" at writing. 1 : Set to "1" at writing.

X : Ignored depending on the mode or state. It may be "0" or "1."

: Not implemented.

*2

0 : "0" immediately after reset. : "1" immediately after reset.

Undefined: Undefined immediately after reset.

*3

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes


invalid. Accordingly, the written value may be "0" or "1."

WO : The written value becomes valid. It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See to *4 above.)

: It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See to *4 above.)


> The written value becomes invalid. Accordingly, the written value may be "0" or "1."

Port Pi register



Note: Writing to bits 4 to 7 of the port P3 register is invalid and these bits are fixed to "0" when they are read

Port Pi direction register



Note: Writing to bits 4 to 7 of the port P3 direction register is invalid and these bits are fixed to "0" when they are read.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Corresponding pin	Pi ₇	Pi6	Pi ₅	Pi ₄	Рiз	Pi ₂	Pi ₁	Pi ₀


A-D control register 0

b7	b6	b5	b4	b3	b2	1	b0	A-D c	ontrol register 0 (address 1E	16)		
į	-	-			-	:		Bit	Bit name	Functions	At reset	RW
							i	0	Analog input selection bits (Valid in the one-shot and repeat modes.) (Note 1)	b2b1b0 0 0 0: ANo is selected. 0 0 1: AN1 is selected. 0 1 0: ANz is selected.	Undefined	RW
	 					<u>.</u>		1		0 1 1: AN₃ is selected. 1 0 0: AN₄ is selected. 1 0 1: AN₅ is selected. (Note 2)	Undefined	RW
					į	 		- 2		1 1 0: AN₀ is selected. 1 1 1: AN₂ is selected.	Undefined	RW
	 - - - - -			į		 		- 3	A-D operation mode selection bits	b4b3 00: One-shot mode 01: Repeat mode	0	RW
1	-		<u>.</u> .			 		4		10: Single sweep mode 11: Repeat sweep mode	0	RW
1	-	<u>!</u> _				 		5	Trigger selection bit	0: Internal trigger 1: External trigger	0	RW
	į					 		6	A-D conversion start flag	0: A-D conversion is stopped. 1: A-D conversion is started.	0	RW
Ĺ.						 		. 7	A-D conversion frequency (φ _{AD}) selection flag	0: f ₂ /4* 1: f ₂ /2	0	RW

f2*: Refer to chapter "14. CLOCK GENERATING CIRCUIT."


- Notes 1: These bits are ignored in the single sweep and repeat sweep modes. (They may be "0" or "1.")
 - 2: When an external trigger is selected, pin AN5 cannot be used as an analog input pin.
 - 3: Writing to each bit (except bit 6) of the A-D control register 0 must be performed while the A-D converter stops operating.

A-D control register 1



- Notes 1: These bits are ignored in the one-shot and repeat modes. (They may be "0" or "1.")
 - 2: When an external trigger is selected, pin ANs cannot be used as an analog input pin.
 - 3: Writing to each bit of the A-D control register 1 must be performed while the A-D converter stops operating.
 - 4: When the V_{REF} connection selection bit is cleared from "1" to "0," wait for an interval of 1 μs or more passed, and then start A-D conversion.

A-D register i



9 to 0

"0" at reading.

The A-D conversion result is read out.

RO

RO


Undefine

UARTO, UART1 transmit/receive mode register


b7	b6	b5	b4	b3	b2	b1	b0					
Ļ	Ļ	Ļ	Ļ	Ļ	Ļ	<u> </u>			ansmit/receive mode register (addr ansmit/receive mode register (addr			
								Bit	Bit name	Functions	At reset	RW
							į	0	Serial I/O mode selection bits	b2 b1 b0 0 0 0: Serial I/O is disabled. (P8 functions as a programmable I/O port.) 0 0 1: Clock synchronous serial I/O mode	0	RW
						L.		1		0 1 0: Do not select. 0 1 1: Do not select. 1 0 0: UART mode (Transfer data length = 7 bits) 1 0 1: UART mode (Transfer data length = 8 bits)	0	RW
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		L.			2		1 1 0: UART mode (Transfer data length = 9 bits) 1 1 1: Do not select.	0	RW
				L				3	Internal/External clock selection bit	0: Internal clock 1: External clock	0	RW
			i.					4	Stop bit length selection bit (Valid in the UART mode.) (Note)	0: One stop bit 1: Two stop bits	0	RW
								5	Odd/Even parity selection bit (Valid in the UART mode when the parity enable bit = "1.") (Note)	0: Odd parity 1: Even parity	0	RW
	i.							6	Parity enable bit (Valid in the UART mode.) (Note)	Parity is disabled. Parity is enabled.	0	RW
l.								7	Sleep selection bit (Valid in the UART mode.) (Note)	0: The sleep mode is terminated. (Ignored.) 1: The sleep mode is selected.	0	RW

Note: Bits 4 to 6 are ignored in the clock synchronous serial I/O mode. (They may be "0" or "1.") Fix bit 7 to "0."


UARTi baud rate register (BRGi)



UARTi transmission buffer register



UARTO, UART1 transmit/receive control register 0



Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: Fix bits 6 and 7 to "0" in the UART mode.

UARTi transmit/receive control register 1


b7 b6		ART1 t	ransmit/receive control register ransmit/receive control register ransmit/receive control register	1 (address 3D ₁₆)		
		Bit	Bit name	Functions	At reset	RW
		0	Transmit enable bit	0: Transmission is disabled. 1: Transmission is enabled.	0	RW
	<u> </u>	1	Transmission buffer empty flag	O: Data is present in the transmission buffer register. 1: No data is present in the transmission buffer register.	1	RO
		2	Receive enable bit	Reception is disabled. Reception is enabled.	0	RW
		3	Receive completion flag	O: No data is present in the receive buffer register. 1: Data is present in the receive buffer register.	0	RO
		4	Overrun error flag (Note 1)	No overrun error is detected. Overrun error is detected.	0	RO
	i	5	Framing error flag (Notes 1 and 2) (Valid in the UART mode.)	0: No framing error is detected. 1: Framing error is detected.	0	RO
		6	Parity error flag (Notes 1 and 2) (Valid in the UART mode.)	No parity error is detected. Parity error is detected.	0	RO
		7	Error sum flag (Notes 1 and 2) (Valid in the UART mode.)	0: No error is detected. 1: Error is detected.	0	RO

Notes 1: Bits 4 to 7 are cleared to "0" when the serial I/O mode selection bits (bits 2 to 0 at addresses 3016, 3816) are cleared to "0002" or when the receive enable bit is cleared to "0." (Bit 7 is cleared to "0" when all of bits 4 to 6 are "0.")

Note also that bits 5 and 6 are cleared to "0" when the low-order byte of the UARTi receive buffer register (addresses 3616, 3E16, 6A16) is read out.

2: Bits 5 to 7 are ignored in the clock synchronous serial I/O mode.


UARTi receive buffer register




Count start flag

b7	b6	b5	b4	b3	b2	b1	b	Ť.	Count s	start flag (address 4016)			
	į						į		Bit	Bit name	Functions	At reset	RW
į	į	į			į		į	Ĺ	0	Timer A0 count start flag	0: Counting is stopped.	0	RW
į	i	į	į		į	į.			· 1	Timer A1 count start flag	1: Counting is started.	0	RW
	-	i	-		-				2	Timer A2 count start flag		0	RW
	-	:	-	Ĺ					3	Timer A3 count start flag		0	RW
į		į	Ĺ.						4	Timer A4 count start flag		0	RW
į	i	<u>.</u>							5	Timer B0 count start flag		0	RW
	Ŀ.								6	Timer B1 count start flag		0	RW
Ĺ									7	Timer B2 count start flag		0	RW

One-shot start flag



Up-down flag



Note: When writing to bits 5 to 7, use the LDM or STA instruction.

Timer Ai mode register

b7	b6	b5	b4	b3	b2	b1	b0	
	<u> </u>	L						
- ;	- ;	÷	- ;	÷	i	i	i	
- 1	- ;	- ;	- ;	- :	- :	- 1	- 1	
- 1	- 1	- 1	- 1	- 1	- !	- !	- 1	
- 1	1	1	1	1	1	1	i	
- 1	i.	i	i	i	i	i	i	

Timer Ai mode register (i = 0 to 4) (addresses 5616 to 5A16)

		Bit	Bit name	Functions	At reset	RW
		0	Operating mode selection bits	0 0: Timer mode 0 1: Event counter mode	0	RW
		1		1 0: One-shot pulse mode 1 1: Pulse width modulation (PWM) mode	0	RW
		2	These bits have different functions according to the operating mode.			RW
		3			0	RW
		4			0	RW
	``	5			0	RW
1.					0	RW
i		7			0	RW

Timer Ai register




Timer A0 register (addresses 4716, 4616) Timer A1 register (addresses 4916, 4816) Timer A2 register (addresses 4B16, 4A16) Timer A3 register (addresses 4D16, 4C16) Timer A4 register (addresses 4F16, 4E16)

٠.				
	Bit	Functions	At reset	RW
		Values 000016 to FFFF16 can be set. Assuming that the set value = n, counter divides the count source frequency by (n + 1). At reading this register, the counter value is read out.	Undefined	RW

■Timer mode

0 0 0 0	Timer	Ai mode register (i = 0 to	4) (addresses 5616 to 5A16)		
	Bit	Bit name	Functions	At reset	RW
	0	Operating mode selection bits	b1 b0 0 0: Timer mode	0	RW
	1	Dita		0	RW
<u> </u>	2	Pulse output function selection bit	 0: No pulse is output. (Pin ΤΑίουτ functions as a programmable I/O port.) 1: Pulse is output. (Pin ΤΑίουτ functions as a pulse output pin.) 	0	RW
	3	Gate function selection bits	0 X: No gate function (Pin TAin functions as a programmable I/O port.) 1 0: Counter counts only while pin TAin's	0	RW
	input signal level is "L." 4 1: Counter counts only while pin TAins's input signal level is "H."	0	RW		
	5	Must be fixed to "0" in the til	mer mode.	0	RW
	6	Count source selection bits	b7 b6 0 0: Clock f2 0 1: Clock f16	0	RW
<u> </u>	7		1 0: Clock fe4 1 1: Clock fs12	0	RW

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."



APPENDIX

Appendix 3. Control registers

■Event counter mode

		A0 mode register (address A1 mode register (address			
	Bit	Bit name	Functions	At reset	RW
	0	Operating mode selection bits	0 1: Event counter mode	0	RW
[1	DIIS		0	RW
	2	Pulse output function selection bit	0: No pulse is output. (Pin TA0ουτ or TA1ουτ functions as a programmable I/O port.) 1: Pulse is output. (Pin TA0ουτ or TA1ουτ functions as a pulse output pin.)	0	RW
	3	Count polarity selection bit	Counts at falling edge of external signal Counts at rising edge of external signal	0	RW
	4	Up-down switching factor selection bit	0: Contents of the up-down flag 1: A signal which is input to pin ΤΑ0ουτ or ΤΑ1ουτ	0	RW
		· · · · · · · · · · · · · · · · · · ·			

Must be fixed to "0" in the event counter mode.


These bits are ignored in the event counter mode.

0

0

RW


RW RW



b7 b6 b	0 1	Timer A	A2 mode register (address A3 mode register (address A4 mode register (address	59 ₁₆)		
		Bit	Bit name	Functions	At reset	RW
		0	Operating mode selection	0 1: Event counter mode	0	RW
		1	bits		0	RW
	1	2	Pulse output function selection bit	0: No pulse is output. (Pin TA2оит, TA3оит, or TA4оит functions as a programmable I/O port.) 1: Pulse is output. (Pin TA2оит, TA3оит, or TA4оит functions as a pulse output pin.)	0	RW
		3	Count polarity selection bit	Counting is performed at the falling edge of the external signal. Counting is performed at the rising edge of the external signal.	0	RW
		4	Up-down switching factor selection bit	0: Contents of the up-down flag 1: A signal which is input to pin TA2оит, TA3оит, or TA4оит	0	RW
	[5	Must be fixed to "0" in the ev	vent counter mode.	0	RW
		6	Count type selection bit	0: Reload count type 1: Free-run count type	0	RW
l		7	Two-phase pulse signal processing type selection bit (Note)	0: Normal processing 1: Quadruple processing	0	RW

Note: This bit is valid only for the timer A3 mode register.


For the timer A2 and A4 mode registers, this bit is ignored. (It may be "0" or "1.")



■One-shot pulse mode

b7 b6	0 1 1 0 0 1 1 1 0	Timer	Ai mode register (i = 0 to	4) (addresses 5616 to 5A16)		
		Bit	Bit name	Functions	At reset	RW
		0	Operating mode selection	1 0: One-shot pulse mode	0	RW
		1	bits		0	RW
		2	Must be fixed to "1" in the or	ne-shot pulse mode.	0	RW
	1	3	Trigger selection bits	0 X: Writing "1" to the one-shot start flag (Pin TAin functions as a programmable I/O port.)	0	RW
		4		1 0: Falling edge of the pin TAin/s input signal 1 1: Rising edge of the pin TAin/s input signal	0	RW
	L	5	Must be fixed to "0" in the or	ne-shot pulse mode.	0	RW
		6	Count source selection bits	b7 b6 0 0: Clock f2 0 1: Clock f16	0	RW
L		7		1 0: Clock f64 1 1: Clock f512	0	RW

Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."




fi: Frequency of the count source (f2, f16, f64, or f512)

■Pulse width modulation (PMW) mode

b7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1 1	Timer /	Ai mode register (i = 0 to 4) (addresses 5616 to 5A16)		
	Bit	Bit name	Functions	At reset	RW
	0	Operating mode selection	1 1: PWM mode	0	RW
	1	bits		0	RW
	2 Must be fixed to "1" in the PWM mode.		0	RW	
	3	Trigger selection bits	b4 b3 O X: Writing "1" to the count start flag (Pin TAin functions as a programmable I/O port.) 1 O: Falling edge of the pin TAin's input signal	0	RW
	4		1 1: Rising edge of the pin TAlin's input signal	0	RW
	5	16/8-bit PWM mode selection bit	O: The counter operates as a 16-bit pulse width modulator. 1: The counter operates as an 8-bit pulse width modulator.	0	RW
	6	Count source selection bits	b7 b6 0 0: Clock f2 0 1: Clock f16	0	RW
	7		1 0: Clock f64 1 1: Clock f512	0	RW


Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

■ When operating as a 16-bit pulse width modulator




fi: Frequency of the count source (f2, f16, f64, or f512)

■ When operating as an 8-bit pulse width modulator




fi: Frequency of the count source (f2, f16, f64, or f512)

Timer Bi mode register



Note: In the timer and event counter modes, bit 5 is ignored and undefined at reading.


Timer Bi register



■Timer mode

X X X 0 0 T	Timer E	Bi mode register (i = 0 to 2) (ad	dresses 5B16 to 5D16)		
	Bit	Bit name	Functions	At reset	RW
_	0	Operating mode selection bits	b1 b0 0 0: Timer mode	0	RW
	1		0 0. Timer mode	0	RW
	2	These bits are ignored in the time	er mode.	0	RW
	3		0	RW	
	4	•Timer B0 mode register Must be fixed to "0."		0	RW
		•Timer B1 and B2 mode registers Not implemented.	S	Un- defined	_
	5	This bit is ignored in the timer mo	ode and is undefined at reading.	Un- defined	RO
	6	Count source selection bits	b7 b6 0 0: Clock f2 0 1: Clock f16	0	RW
·	7		1 0: Clock f64 1 1: Clock f512	0	RW

Clocks f₂, f₁₆, f₆₄, and f₅₁₂: Refer to chapter "14. CLOCK GENERATING CIRCUIT."




■Event counter mode

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 X
 X
 X
 0
 1

Timer Bi mode register (i = 0 to 2) (addresses 5B16 to 5D16)

	Bit	Bit name	Functions	At reset	RW
	0	Operating mode selection bits	b1 b0 0 1: Event counter mode	0	RW
	1		o 1. Event counter mode	0	RW
	2	Count polarity selection bits	0 0: Counting is performed at the falling edge of the external signal.	0	RW
	3		 0 1: Counting is performed at the rising edge of the external signal. 1 0: Counting is performed at both falling and rising edges of the external signal. 1 1: Do not select. 	0	RW
	4	•Timer B0 mode register Must be fixed to "0."		0	RW
		•Timer B1 and B2 mode registers Not implemented.		Un- defined	_
	5	This bit is ignored in the event co	unter mode and is undefined at reading.	Un- defined	RO
	6	These bits are ignored in the ever	nt counter mode.	0	RW
1	7		"	0	RW



Timer B0 register (addresses 5116, 5016) Timer B1 register (addresses 5316, 5216) Timer B2 register (addresses 5516, 5416)


I	Bit	Functions	At reset	RW	
	15 to 0	Values 000016 to FFFF16 can be set. Assuming that the set value = n, counter divides the count source frequency by (n + 1). At reading this register, the counter value is read out.	Un- defined	RW	

■Pulse period/Pulse width measurement mode

b7	b6	b5	b4	b3	b2	b1	b	0_					
						1		ו	Timer B	si mode register (i = 0 to 2) (add	dresses 5B16 to 5D16)		
	-								Bit	Bit name	Functions	At reset	RW
	i	į	i	i		į	į		0	Operating mode selection bits	1 0: Pulse period/pulse width m easurem ent	0	RW
	-					į			. 1		m ode	0	RW
					Į.				- 2	Measurement mode selection bits	b3 b2 0 0: Pulse period m easurem ent Interval between falling edges of the m easurem ent pulse) 0 1: Pulse period m easurem ent	0	RW
				ί.					- 3		Interval between rising edges of the measurement pulse) 1 0: Pulse width measurement Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of the measurement pulse) 1 1: Do not select.	0	RW
			ί.						4	•Timer B0 mode register Must be fixed to "0."	60	0	RW
										•Timer B1 and B2 mode registers Not implemented.		Un- defined	_
		١.							5	Timer Bi overflow flag (Note)	0: No overflow 1: Overflow	1	RO
	ί.								6	Count source selection bits	67 b6 0 0: Clock f2 0 1: Clock f16	0	RW
Ĺ									7		1 0: Clock f64 1 1: Clock f512	0	RW

Clocks f₂, f₁₆, f₆₄, and f₅₁₂: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Note: Timer Bi overflow flag is cleared to "0" when writing to the timer Bi mode register is performed with the count start flag = "1." This flag cannot be set to "1" by software.




APPENDIX

Appendix 3. Control registers

■Clock timer

X X X 0 1 0 1 0 1	Timer E	32 mode register (address 5D16)		
	Bit	Functions	At reset	RW
	0	Must be fixed to "1" for the clock timer.	0	RW
	1	Must be fixed to "0" for the clock timer.	0	RW
	2	Must be fixed to "1" for the clock timer.	0	RW
	3	Must be fixed to "0" for the clock timer.	0	RW
	4	Not implemented.	Un- defined	_
	5	This bit is ignored for the clock timer.	Un- defined	RO
	6	These bits are ignored for the clock timer.	0	RW
	7		0	RW




Processor mode register 0

b7 b6 b5 b4 b3 b2 b1 b0 p	Proces	sor mode register 0 (address 5	5E16)		
	Bit	Bit name	Functions	At reset	RW
	0	Processor mode bits	0 0: Single-chip mode 0 1: Memory expansion mode	0	RW
	1		1 0: Microprocessor mode 1 1: Do not select.	0 (Note 1)	RW
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2	Wait bit	Software wait is inserted when accessing external area. No software wait is inserted when accessing external area.	0	RW
	3	Software reset bit	Microcomputer is reset by setting this bit to "1." This bit is "0" at reading.	0	WO
	4	Interrupt priority detection time selection bits	b5 b4 0 0: 7 cycles of φ 0 1: 4 cycles of φ	0	RW
	5		1 0: 2 cycles of ϕ 1 1: Do not select.	0	RW
<u> </u>	6	Must be fixed to "0."		0	RW
L	7	Clock ϕ_1 output selection bit (Note 2)	0: Clock \$1\$ output is disabled. (P42 functions as a programmable I/O port.) 1: Clock \$1\$ output is enabled. (Port P42functions as a clock \$1\$ output pin.)	0	RW


Notes 1: When the Vcc-level voltage is applied to pin CNVss, this bit is set to "1" after reset. (At reading, this bit is always "1.")

2: This bit is ignored in the microprocessor mode. (It may be "0" or "1.")


Processor mode register 1



Watchdog timer register




Watchdog timer frequency selection flag




Clocks f32, f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Memory allocation control register



Notes 1: The case where value "5516" is written in ① of the procedure listed below is not included.

- 2: When changing these bits, this change must be performed in an area which is internal ROM area before and after this change, for example addresses 00C000 16 to 00FFFF16. Also, when changing these bits, be sure to follow the procedure listed below.
- 3: This figure is applied only to the M37733MHBXXXFP. For the other microcoputers, please refer to the latest datasheets on the English document CD-ROM or our Web site.



UART2 transmit/receive mode register


b7 b6 b5 b4 b3 b2 b1 b0	ART2 tra	ansmit/receive mode register (addre	ess 6416)		
	Bit	Bit name	Functions	At reset	RW
	0	Serial I/O mode selection bits (Note 1)	b2 b1 b0 0 0 0: Serial I/O is ignored. (P7 functions as a programmable I/O port) 0 0 1: Clock synchronous serial I/O mode	0	RW
L	1	3	0 1 0: 0 1 1: Do not select. 1 0 0: UART mode (Transfer data length = 7 bits) 1 0 1: UART mode (Transfer data length = 8 bits)	0	RW
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2	3	1 1 0: UART mode (Transfer data length = 9 bits) 1 1 1: Do not select.	0	RW
<u> </u>	3	Internal/External clock selection bit	0: Internal clock 1: External clock	0	RW
	4	Stop bit length selection bit (Valid in the UART mode.) (Note 2)	0: One stop bit 1: Two stop bits	0	RW
ι	5	Odd/Even Parity selection bit (Valid in the UART mode when the parity enable bit = "1".) (Note 2)	0: Odd parity 1: Even parity	0	RW
	6	Parity enable bit (Valid in the UART mode.) (Note 2)	0: Parity is disabled. 1: Parity is enabled.	0	RW
<u> </u>	7	Not implemented.		Un- defined	-

Notes 1: By specifying these bits, an A-D conversion interrupt or a UART2 transmit/receive interrupt is selected.

When bits 2 to 0 = "0002," an A-D conversion interrupt is selected. When bits 2 to 0 = "0012" or "1002 to 1112," a UART2 transmit/receive interrupt is selected.


or "1002 to 1112," a UART2 transmit/receive interrupt is selected. 2: In the clock synchronous serial I/O mode, bits 4 to 6 are ignored. (They may be "0" or "1.")

UART2 transmit/receive control register 0



Clocks f2, f16, f64, and f512: Refer to chapter "14. CLOCK GENERATING CIRCUIT."

Oscillation circuit control register 0



Notes 1: Nothing can be written to this bit after reset. Writing to this bit is enabled when the port-Xc

- 2: When selecting the sub clock as the system clock, set bit 3 to "1" after setting bit 4 to "1." If the above settings are performed simultaneously, in other words, performed by executing only one instruction, only bit 3 is set to "1."
- 3: Although this bit can be set to "1," it cannot be cleared to "0" after this bit is once set to "1."
 4: When setting the system clock stop bit at wait state to "1," perform it immediately before the WIT instruction is executed. Furthermore, clear this bit to "0" immediately after the wait mode is terminated.

Port function control register


b7	b6	b5	b4	b3	b2	b1	1 b0						
			0					P	ort fund	tion control register (address	6D ₁₆)		
:	Ϊ.	Τ	-	1	1	ij	:	•					
-		-							Bit	Bit name	Functions	At reset	RW
							i.		0	Standby state selection bit	O: Pins P0 to P3 are used for the external bus output. 1: Pins P0 to P3 are used for the port output.	0	RW
									1	Sub-clock output selection bit/ Timer B2 clock source selection bit	Port-Xc selection bit* = "0" (when the sub clock is not used) Timer B2 (event counter mode) clock source selection (Note 1) 0: TB2IN input (event counter mode) 1: Main clock divided by 32 (clock timer) Port-Xc selection bit = "1" (when the sub clock is used) Sub-clock output selection 0: Pin P6r/TB2IN/ ∮ sub functions as a programmable I/O port. 1: Sub clock ∮ sub is output from pin P6r/TB2IN/ ∮ sub.	0	RW
					Ĺ				2	Timer B1 internal connect selection bit (Note 2)	0: No internal connection 1: Internal connection with timer B2	0	RW
				-					3	Port P6 pull-up selection bit 0	0: No pull-up for pins P62/INTo and P63/INT1 1: With pull-up for pins P62/INTo and P63/INT1	0	RW
			Ĺ						4	Must be fixed to "0."		0	RW
									5	Port P6 pull-up selection bit 1	•Key input interrupt selection bit = "0" 0: No pull-up for pin P64/INT2 1: With pull-up for pin P64/INT2 •Key input interrupt selection bit = "1" 0: Pin P64/INT2 is a port with no pull-up. 1: Pin P64/INT2 is an input pin with pull-up and is used for the key input interrupt.	0	RW
	<u>i</u> .								6	Port P5 pull-up selection bit	0: No pull-up for pins P54/TA2out/\(\bar{Klo}\) to P57/TA3IN/\(\bar{Klo}\) 1: With pull-up for pins P54/TA2out/\(\bar{Klo}\) to P57/TA3IN/\(\bar{Klo}\)	0	RW
ί.									7	Key input interrupt selection bit	0: INT2 interrupt 1: Key input interrupt	0	RW

Port-Xc selection bit*: Bit 4 of the oscillation circuit control register 0 (address 6C₁₆)

Notes 1: When the port-Xc selection bit = "0" and timer B2 operates in the timer mode or the pulse period /pulse width measurement mode, bit 1 is invalid.

2: When timer B1 operates in the event counter mode, bit 2 is valid.

Serial transmit control register



- * When using multiple transfer clock output pins, satisfy the following conditions:
 - Serial I/O mode selection bits (bits 2 to 0 at address 30₁₆) = "0012"
 - Internal/external clock selection bit (bit 3 at address 30₁₆) = "0"
 - CTS/RTS enable bit (bit 4 at address 34₁₆) = "1"
 - Receive enable bit (bit 2 at address 35₁₆) = "0" (for cases ① and ② in Table 8.3.4)
 - Transmission clock output pin selection bits = "012", "102", or "112" (Refer to **Table 8.3.3**.)

Note: Bits 4 and 5 are ignored in the UART mode. (They may be "0" or "1.")


Oscillation circuit control register 1

_t	7 b	6 b5	b4	b3	b2	b1	b0						
	Щ		Q			Ļ	Щ	Osci	lla	tion circuit control register 1 (a	ddress 6F ₁₆)		
				-		-		Bi	t	Bit name	Functions	At reset	RW
							i.	o	1	Main clock division selection bit (Note 1)	0: Main clock is divided by 2. 1: Main clock is not divided by 2.	0	RW
								1		Main clock external input selection bit (Note 1)	O: Main-clock oscillation circuit is operating by itself. Watchdog timer is used when terminating stop mode. 1: Main clock is input from the external. Watchdog timer is not used when terminating stop mode.	0	RW
								2		Sub clock external input selection bit (Note 1)	O: Sub-clock oscillation circuit is operating by itself. Pin P76 functions as pin Xcour. Watchdog timer is used when terminating stop mode. 1: Sub clock is input from the external. Pin P76 functions as a programmable I/O port. Watchdog timer is not used when terminating stop mode.	0	RW
				į.				3		Ignored in the mask ROM and externa	Il ROM versions.	0	RW
			i					(Note	3)	Must be fixed to "1" in the one time PROM and	EPROM versions (Notes 1 and 2).	1	
			Ĺ.					4		Must be fixed to "0" (Note 2).		0	RW
		Ĺ						5		Not implemented.		Undefined	
								6	;	Not implemented.		Undefined	
	į							7	,	Clock prescaler reset bit	By writing "1" to this bit, clock prescaler is initialized.	0	WO

Notes 1: When writing to this register, follow the procedure shown in Figure 10.2.3.

- 2: The case where data "010101012" is written with the procedure shown in Figure 10.2.3 is not included.


 3: In the 7735 Group, fix this bit to "0."
- When performing clock prescaler reset
 - Write data "8016." (LDM instruction)
- When writing to bits 0 to 3



Interrupt control register


b7 b6 b5 b4 b3 b2 b1 b0
A-D/UART2 trans./rece., UART0 and 1 transmission, UART0 and 1 receive, Timers A0 to A4, Timers B0 to B2 interrupt control registers (addresses 7016 to 7C16)


	Bit	Bit name	Functions	At reset	RW
	0	Interrupt priority level selection bits	b2b1b0 0 0 0 : Level 0 (Interrupt is disabled.) 0 0 1 : Level 1	0	RW
	1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
	2		1 0 1: Level 5 1 1 0: Level 6 1 1 1: Level 7	0	RW
	3	Interrupt request bit	O: No interrupt request has occurred. 1: Interrupt request has occurred.	0	RW
	4	Not implemented.			
	5			Un- defined	_
	6			30100	
	7				




Note: The interrupt request bits of $\overline{\text{INT0}}$ to $\overline{\text{INT2}}$ /Key input interrupts are ignored when the level sense is selected.

Appendix 4. Package outlines







Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE-1

1101110	0110	11 00	<i></i>	INDL	<u> </u>												
	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4 He	exadecimal	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000		DDIA	ORA		ORA	SEB	ORA	ASL	ORA	DUD	ORA	ASL	DUD	SEB	ORA	ASL	ORA
0000	0	BRK	A,(DIR,X)		A,SR	DIR,b	A,DIR	DIR	A,L(DIR)	PHP	A,IMM	Α	PHD	ABS,b	A,ABS	ABS	A,ABL
0001	1	BPL	ORA	ORA	ORA	CLB	ORA	ASL	ORA	CLC	ORA	DEC	TAS	CLB	ORA	ASL	ORA
0001	'	DPL	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b	A,DIR,X	DIR,X	A,L(DIR),Y	CLC	A,ABS,Y	Α	IAS	ABS,b	A,ABS,X	ABS,X	A,ABL,X
0040		JSR	AND	JSR	AND	BBS	AND	ROL	AND	PLP	AND	ROL	DI D	BBS	AND	ROL	AND
0010	2	ABS	A,(DIR,X)	ABL	A,SR	DIR,b,R	A,DIR	DIR	A,L(DIR)	PLP	A,IMM	Α	PLD	ABS,b,R	A,ABS	ABS	A,ABL
0044		DMI	AND	AND	AND	ввс	AND	ROL	AND	050	AND	INC	TC 4	BBC	AND	ROL	AND
0011	3	BMI	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,b,R	A,DIR,X	DIR,X	A,L(DIR),Y	SEC	A,ABS,Y	Α	TSA	ABS,b,R	A,ABS,X	ABS,X	A,ABL,X
0.100			EOR		EOR		EOR	LSR	EOR		EOR	LSR	50	JMP	EOR	LSR	EOR
0100	4	RTI	A,(DIR,X)	Note 1	A,SR	MVP	A,DIR	DIR	A,L(DIR)	PHA	A,IMM	Α	PHG	ABS	A,ABS	ABS	A,ABL
	_	D) (0	EOR	EOR	EOR		EOR	LSR	EOR		EOR	51.07		JMP	EOR	LSR	EOR
0101	5	BVC	A,(DIR),Y	A,(DIR)	A,(SR),Y	MVN	A,DIR,X	DIR,X	A,L(DIR),Y	CLI	A,ABS,Y	PHY	TAD	ABL	A,ABS,X	ABS,X	A,ABL,X
	_		ADC		ADC	LDM	ADC	ROR	ADC		ADC	ROR	Alle	JMP	ADC	ROR	ADC
0110	6	RTS	A,(DIR,X)	PER	A,SR	DIR	A,DIR	DIR	A,L(DIR)	PLA	A,IMM	Α	RTL	(ABS)	A,ABS	ABS	A,ABL
	_	51.40	ADC	ADC	ADC	LDM	ADC	ROR	ADC		ADC			JMP	ADC	ROR	ADC
0111	7	BVS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,X	A,L(DIR),Y	SEI	A,ABS,Y	PLY	TDA	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
	_	BRA	STA	BRA	STA	STY	STA	STX	STA		_ \			STY	STA	STX	STA
1000	8	REL	A,(DIR,X)	REL	A,SR	DIR	A,DIR	DIR	A,L(DIR)	DEY	Note 2	TXA	PHT	ABS	A,ABS	ABS	A,ABL
	_		STA	STA	STA	STY	STA	STX	STA	_1	STA			LDM	STA	LDM	STA
1001	9	BCC	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	TYA	A,ABS,Y	TXS	TXY	ABS	A,ABS,X	ABS,X	A,ABL,X
		LDY	LDA	LDX	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1010	Α	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	TAY	A,IMM	TAX	PLT	ABS	A,ABS	ABS	A,ABL
	_		LDA	LDA	LDA	LDY	LDA	LDX	LDA		LDA			LDY	LDA	LDX	LDA
1011	В	BCS	A,(DIR),Y	A,(DIR)	A,(SR),Y	DIR,X	A,DIR,X	DIR,Y	A,L(DIR),Y	CLV	A,ABS,Y	TSX	TYX	ABS,X	A,ABS,X	ABS,Y	A,ABL,X
	_	CPY	CMP	CLP	CMP	CPY	CMP	DEC	CMP		CMP			CPY	CMP	DEC	CMP
1100	С	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INY	A,IMM	DEX	WIT	ABS	A,ABS	ABS	A,ABL
	_		CMP	CMP	СМР		CMP	DEC	CMP		СМР			JMP	CMP	DEC	CMP
1101	D	BNE	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEI	A,DIR,X	DIR,X	A,L(DIR),Y	CLM	A,ABS,Y	PHX	STP	L(ABS)	A,ABS,X	ABS,X	A,ABL,X
		CPX	SBC	SEP	SBC	CPX	SBC	INC	SBC		SBC			CPX	SBC	INC	SBC
1110	E	IMM	A,(DIR,X)	IMM	A,SR	DIR	A,DIR	DIR	A,L(DIR)	INX	A,IMM	NOP	PSH	ABS	A,ABS	ABS	A,ABL
			SBC	SBC	SBC		SBC	INC	SBC		SBC			JSR	SBC	INC	SBC
1111	F	BEQ	A,(DIR),Y	A,(DIR)	A,(SR),Y	PEA	A,DIR,X	DIR,X	A,L(DIR),Y	SEM	A,ABS,Y	PLX	PUL	(ABS,X)	A,ABS,X	ABS,X	A,ABL,X
				- ' '	· · · · ·									<u> </u>			لنسنا

Notes 1: 4216 specifies the contents of the INSTRUCTION CODE TABLE-2. About the second word's codes, refer to the INSTRUCTION CODE TABLE-2.

^{2:} 8916 specifies the contents of the INSTRUCTION CODE TABLE-3. About the second word's codes, refer to the INSTRUCTION CODE TABLE-2.

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE-2 (The first word's code of each instruction is 4216	INSTRUCTION	CODE TABLE-2	(The first word's	code of each	instruction	is 4216)
---	-------------	--------------	-------------------	--------------	-------------	----------

INSIKU	CIIO	IN CC		IADL	(1116	IIISU	word	5 000	וט או	eacii	11151	uctio	11 15	42 10)		
	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4 He	exadecimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
			ORA		ORA		ORA		ORA		ORA	ASL			ORA		ORA
0000	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
0001			ORA	ORA	ORA		ORA		ORA		ORA	DEC	TBS		ORA		ORA
0001	1		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	100		B,ABS,X		B,ABL,X
0010	2		AND		AND		AND		AND		AND	ROL			AND		AND
0010	2		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM	В			B,ABS		B,ABL
0011	3		AND	AND	AND		AND		AND		AND	INC	TSB		AND		AND
0011	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y	В	130		B,ABS,X		B,ABL,X
0100	4		EOR		EOR		EOR		EOR	PHB	EOR	LSR			EOR		EOR
0100	4		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	ГПБ	B,IMM	В		-	B,ABS		B,ABL
0101	5		EOR	EOR	EOR		EOR		EOR		EOR		TBD		EOR		EOR
0101	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		100		B,ABS,X		B,ABL,X
0110	6		ADC		ADC		ADC		ADC	PLB	ADC	ROR	Alle V		ADC		ADC
0110	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	FLD	B,IMM	В	6 1		B,ABS		B,ABL
0111	7		ADC	ADC	ADC		ADC		ADC		ADC		TDB		ADC		ADC
0111	,		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y		100		B,ABS,X		B,ABL,X
1000	8		STA		STA		STA		STA			TXB			STA		STA
1000	0		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	_		IXD			B,ABS		B,ABL
1001	9		STA	STA	STA		STA		STA	TYB	STA				STA		STA
1001	3		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y	IID	B,ABS,Y				B,ABS,X		B,ABL,X
1010	A		LDA		LDA		LDA		LDA	TBY	LDA	TBX			LDA		LDA
1010			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)	IDI	B,IMM	IDA			B,ABS		B,ABL
1011	В		LDA	LDA	LDA		LDA		LDA		LDA				LDA		LDA
1011	В		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X	2	B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
1100	С		CMP		CMP		CMP		CMP		CMP				CMP		CMP
1100			B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
1101	D		CMP	CMP	CMP		CMP		CMP		CMP				CMP		CMP
1101			B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X
1110	Е		SBC		SBC		SBC		SBC		SBC				SBC		SBC
1110	E		B,(DIR,X)		B,SR		B,DIR		B,L(DIR)		B,IMM				B,ABS		B,ABL
1111	F		SBC	SBC	SBC		SBC		SBC		SBC				SBC		SBC
11111	Г		B,(DIR),Y	B,(DIR)	B,(SR),Y		B,DIR,X		B,L(DIR),Y		B,ABS,Y				B,ABS,X		B,ABL,X

<u>INSTRU</u>	CTIO	N CC	DE T	TABL	E-3 (The	first v	word'	s coc	le of	each	instr	uctio	n is	8916)		
	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4	exadecimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0000	0		MPY		MPY		MPY		MPY		MPY				MPY		MPY
0000	0		(DIR,X)		SR		DIR		L(DIR)		IMM				ABS		ABL
0001	1		MPY	MPY	MPY		MPY		MPY		MPY				MPY		MPY
0001			(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0010	2		DIV		DIV		DIV		DIV	XAB	DIV				DIV		DIV
0010			(DIR,X)		SR		DIR		L(DIR)	770	IMM				ABS		ABL
0011	3		DIV	DIV	DIV		DIV		DIV		DIV				DIV		DIV
0011	3		(DIR),Y	(DIR)	(SR),Y		DIR,X		L(DIR),Y		ABS,Y				ABS,X		ABL,X
0400											RLA						
0100	4										IMM			-			
0101	5												4				
0110	6												er .	San P			
0111	7												The same of				
1000	8																
1001	9									C)						
1010	А																
1011	В						4										
1100	С			LDT				6									
				IMM													
1101	D																
1110	Е																
1111	F																

Appendix 6. Machine instructions

			L										Add	res	sin	g m	ode	s							
Symbol	Functions	Details	IN	ИP	T	IM	М		Α		D	IR	[DIR,	,	DII	R,X	С	IR,Y	(DIR)	([IR,X) (DIR),Y
			ор	n	# (op l	n #	ор	n	#	ор	n #	ор	n	#	ор	n #	ор	n #	e op	n	# or	n	# 0	p n #
ADC (Notes 1,2)	Acc,C←Acc+M+C	Adds the carry, the accumulator and the memory contents.The result is entered into the accumulator. When the D flag is "0," binary additions is done, and when the D flag is "1," decimal addition is done.			2	69 2 42 4 69	1				_	4 2					5 2	1		72 42 72	8		9 :	3 4	2 10 3
AND (Notes 1,2)	Acc←Acc∧M	Obtains the logical product of the contents of the accumulator and the contents of the memory . The result is entered into the accumulator.			2	29 2 42 4 29	\perp	1			_	4 2	1		ŀ	35 42 35	5 2	1			8		9		2 10 :
ASL (Note 1)		Shifts the accumulator or the memory contents one bit to the left. "0" is entered into bit 0 of the accumulator or the memory. The contents of bit 15 (bit 7 when the m flag is "1") of the accumulator or memory before shift is entered into the C flag.							2 4	1	06	7 2				16	7 2								
BBC (Notes 3,5)	Mb=0?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "0."				Ī																T		T	
BBS (Notes 3,5)	Mb=1?	Tests the specified bit of the memory. Branches when all the contents of the specified bit is "1."																							П
BCC (Note 3)	C=0?	Branches when the contents of the C flag is "0."									d	9			8										
BCS (Note 3)	C=1?	Branches when the contents of the C flag is "1."							8			6													
BEQ (Note 3)	Z=1?	Branches when the contents of the Z flag is "1."					1																		
BMI (Note 3)	N=1?	Branches when the contents of the N flag is "1."			1																				
BNE (Note 3)	Z=0?	Branches when the contents of the Z flag is "0."		9																					
BPL (Note 3)	N=0?	Branches when the contents of the N flag is "0."			T																			T	
BRA (Note 4)	PC←PC±offset PG←PG+1 (when carry occurs) PG←PG-1 (when borrow occurs)	Jumps to the address indicated by the program counter plus the offset value.																							
BRK	$\begin{array}{l} PC \leftarrow PC + 2 \\ M(S) \leftarrow PG \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCH \\ S \leftarrow S - 1 \\ M(S) \leftarrow PCL \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS + \\ S \leftarrow S - 1 \\ M(S) \leftarrow PS + \\ S \leftarrow S - 1 \\ I \leftarrow 1 \\ PCL \leftarrow ADL \\ PC \leftarrow ADL \\ PC \leftarrow ADL \\ PC \leftarrow ADL \\ PC \leftarrow ADL \\ PC \leftarrow CO_{16} \end{array}$	Executes software interruption.	00	15	2																				
BVC (Note 3)	V=0?	Branches when the contents of the V flag is "0."																							П
BVS (Note 3)	V=1?	Branches when the contents of the V flag is "1."			1										1										\prod
CLB (Note 5)	Mb←0	Makes the contents of the specified bit in the memory "0."			1								14	8	3										\prod
CLC	C←0	Makes the contents of the C flag "0."	18	2	1	J	Ι	I			I		Ι							Ι		Ι			
CLI	I←0	Makes the contents of the I flag "0."	58	2	1		I													L					
CLM	m←0	Makes the contents of the m flag "0."	D8	2	1																				
CLP	PSb←0	Specifies the bit position in the processor status register by the bit pattern of the second byte in the instruction, and sets "0" in that bit.			C	C2 4	1 2																		
CLV	V←0	Makes the contents of the V flag "0."	В8	2	1	T	T			П					1							T		T	\prod
CMP (Notes 1,2)	Acc-M	Compares the contents of the accumulator with the contents of the memory.			2	09 2 42 4 09	_	4				4 2 6 3	1		ŀ	D5 42 D5	5 2 7 3	1		L	8	┸	9	4	2 10 3

																				_				Ad	dd	re	ss	in	g g	m	od	es	<u> </u>																								Т	Pr	roce	ess	sor	st	atı	IS I	reg	ist	er	٦
L(DI	R)	L(DIR),Y	,	٩B	s	1	۱B	S,I	5	Al	BS	5,X	1	٩B	S,`	Υ	A	۱BI		Α			_			_	_			_		5,X)	l	ST	K	Τ	RE	L	T	DIF	R,b,	R	AE	3S,Ł	,R		SR		(S	R)	,Y		BL	K	_	_	8	_	_	_		_		_	_	0
op r	n #	ор	n	#	ор	n	#	op	r	n ;	#	ор	n	#	ŧ o	р	n	#	ор	n	#	ор	r	#	e o	, i	n #	#	ор	n	#	ор	n	#	op	r	#	£ 0	р	n i	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	op	n	#	_		L	+	-	-	_	-	\rightarrow	-	-	_
67 1	_	-	-	-	_	-	+	-		†	-		⊢	+	-	+	-	_		6	-	₽	+	+	+			†									t	t	\dagger		†		1	1			-	-	+	+	73	+	+	+	t		Ι.	_		+	+	+	+	\rightarrow	\dashv	-	\rightarrow	-
42 1: 67	2 3	42 77	13	3	42 6D	6	4	l			- 1		l		П			- 1		8		l			ı																										42 73	1		ı														
27 1										\dagger										6								†								l	t	t	+		†		+	1			-	-	-	+	33	+	+	+	t		† .			N	1 .	•	•	•	•	•	z	-
42 1	2 3	42	13	3	42	6	4	ł			ł	42	8	4	4	2	8	4	42	8	5	42	! 9	5	;													l			1							42	7	3	42	10	3	ł														
27	_	37	_		2D	1	L	L	-	1	╛	3D			3	9	4	_	2F	L		3F	1	1	1	1		1							L	-	_	1	1	1	4	4	_	_				23			33	L	1	L	L		Ļ	ļ	\downarrow	ļ		1	4			4	4	4
					0E	7	3					1E	8	3	3																																											•	•	N	7	•	•	•	•	•	Z	С
									İ		1				t	Ì									İ			İ										İ	Ī		3	34	7	4	3C	8	5										•	•	•	•		•	•	•	•	•	•	•
											1				t	Ì									İ			İ										t			2	24	7	4	2C	8	5										•	•		ŀ	•	•	•	•	•	•	•	•
											1				T										T			1										9	0	4 :	2						ال					-					ŀ	•	•	ŀ	•	•	•	•	•	•	•	-
\parallel		l						l	t	\dagger	1			T	t	t							T	İ	T	T		†							T			E	0 4	4	2	\dagger	1		pil	ŀ		(J								1			•	1	•	•	•	•	•	•	\cdot
\parallel		T						l	t	+	1				\dagger	1							\dagger	f	t			\dagger							l			F	0	4 2	2						7							l	t		ŀ	+		1	+	+	+	•	•	•	•	-
											1				1										l			t										3	0	4	2																•	•				+	•	•	•	•	•	-
									t		1														l			1										c	0 4	4 2	2																•	•	+	+	•	+	•	•	•	•	•	•
			l								1				t										l			1					1				b	1	0	4 :	2																•	•		†-	+	+	+	•	•	•	•	•
H									t		1				\dagger	1									l			\dagger		.1	į.							8	0	4	2																-	•		•		+	•	•	•	•	•	•
																											4											8	2	4	3																											
																																																									•	•	•	•			•	•	•	•	•	•
																																						5	0 4	4 :	2																•	•		•		•	•	•	•	•	•	•
																																						7	0	4 :	2																	•	•	•		•	•	•	•	•	•	•
								IC	9	9	4				1	T																							T	1	1		1														•	•	•	•		•	•	•	•	•	•	•
									I		1				1	İ							I		Ţ	I		ļ										İ		1	1											L					•	ŀ	•	•	•	·	•	•	٠	•	•	0
											_[L					I																																ŀ	•	•	•		·	•	•	•	0	•	•
															1	\perp				L					L			_										1			1														L		ŀ	ŀ	•	•		•	0	•	•	•	•	·
																																																									-	•	. -	5	Spe	eci ne:	ifie s "	d 0."	fla	g	be	-
\parallel		t		t			H	t	t	\dagger	+			t	\dagger	\dagger	+				H		t	t	t	t		\dagger	1				t		t	t	t	\dagger	+	\dagger	†	\dagger	\dagger	1				T	t		t	H	t	t	t	t	•	†•		•	.	5	•	•	•	•	•	•
C7 1	0 2	D7	7 11	2	CE	4	3	t	t	\dagger	1	DD	6	3	3 D	19	6	3	CF	6	4	DF	7	4	†	t	+	†							t	t	t	t	†	\dagger	†	+	1	1				СЗ	5	2	D3	8	2	t	t	t	†	+		N	1 .	•	•	•	•	•	z	c
42 1: C7	2 3	42 D7	13	3	42 C.D	6	4				-	42 DD	8	4	1 4 D	2	8	4	42 CF	8	5	42 DF	2 9	5																								42 C3	7	3	42 D3	10	3															

			Γ										Addı	essi	ing	mo	des	<u> </u>								
Symbol	Functions	Details	II	ИP	Τ	IM	М	Ι	Α		D	IR		R,b	Ť	DIR,	_		R,Y	([IR)	(D	IR,X)) (DIR),Y
			ор	n	# 0	op I	n #	≠ op	n	#	ор	n #	ор	n #	¢ op	n	#	ор	n #	ор	n #	# op	n #	# o	pn	#
CPX (Note 2)	X–M	Compares the contents of the index register X with the contents of the memory.			E	€0 2	2 2	2			E4	4 2												I	I	Ī
CPY (Note 2)	Y–M	Compares the contents of the index register Y with the contents of the memory.			С	0 2	2 2	2			C4	4 2														
DEC (Note 1)	Acc←Acc−1 or M←M−1	Decrements the contents of the accumlator or memory by 1.						L	2 4	2	C6	7 2			De	5 7	2									
DEX	X←X−1	Decrements the contents of the index register X by 1.	CA	2	1																		П	T	1	T
DEY	Y←Y−1	Decrements the contents of the index register Y by 1.	88	2	1																			Ι	I	
DIV (Notes 2,10)	A(quotient)←B,A/M B(remainder)	The numeral that places the contents of accumilator B to the higher order and the contents of accumulator A to the lower order is divided by the contents of the memory. The quotient is entered into accumulator A and the remainder into accumulator B.				39 2 29	27 3	3			89 25	29 3			89 35	30	3			89 32	31 3	3 89 21	32 3	3 8 3	9 33	3
EOR (Notes 1,2)	Acc←Acc ∨ M	Logical exclusive sum is obtained of the contents of the accumulator and the contents of the memory. The result is placed into the accumulator.			4	19 2 12 4 19	+	4				4 2 6 3			-	5 5	Ш			Ш		┸	7 2	┸	2 10	┸
INC (Note 1)	Acc←Acc+1 or M←M+1	Increments the contents of the accumulator or memory by 1.			1			3 <i>A</i>	2 4	2	E6	7 2			+	6 7	2							†	†	
INX	X←X+1	Increments the contents of the index register X by 1.	E8	2	1				7	П												T		Ť	Ť	T
INY	Y←Y+1	Increments the contents of the index register Y by 1.	C8	2	1		•	T							T					Ī		T	П	T	T	T
JMP JSR	ABS PCL←ADL PCH←ADH ABL PCL←ADL PCH←ADH PG←ADB (ABS) PCL←(ADH, ADL) PCH←(ADH, ADL+1) L(ABS) PCL←(ADH, ADL+1) PCH←(ADH, ADL+1) PCH←(ADH, ADL+1) PG←(ADH, ADL+2) (ABS, X) PCL←(ADH, ADL+X) PCH←(ADH, ADL+X) +1) ABS	Places a new address into the program counter and jumps to that new address. Saves the contents of the program counter (also the con-																								
JUIN	ABS M(S)←PCH S←S−1 M(S)←PCL S←S−1 PCL←ADL PCH←ADH ABL M(S)←PG S←S−1 M(S)←PCH S←S−1 M(S)←PCH S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 PCL←ADL PCH←ADH PG←ADG (ABS, X) M(S)←PCH S←S−1 M(S)←PCL S←S−1 M(S)←PCH S←S−1 M(S)←PCH S←S−1 M(S)←PCH S←S−1 M(S)←PCH S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1 M(S)←PCL S←S−1	saves the contents of the program counter (also the contents of the program bank register for ABL) into the stack, and jumps to the new address.																								

																					-	١d٠	dre	ess	sin	ıg	mc	de	s																						T	P	roc	ess	sor	sta	itus	re	gist	er	٦
L(DI	R)	L([DIR),Y	1	\B	3	Al	38,	ь	AB	ß,	х	ΑE	3S,	Υ	Α	BL		AE	ЗL,	x	(A	BS	5)	L(A	BS	5) (AB	S,	K)	S	TK	T	RE	L	T	DIR	,b,R	R A	BS	,b,F	2	SF	₹	(S	R),	Υ	В	LK	1	_	_	_	_	_	_	3	_	_	_
op n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	# (ор	n	# (ор	n #	# (op I	n #	E 0	n q	n #	e op	n	#	ор	n	#	ор	n :	_	_	⊥ L	_	_	_	_	D	ш	_	_
				-	EC	-	-	-		Ī																		t			1	Ť		İ			Ť		T	T	Ť	ı	t					1			1	•	•	+	+	-	+-	•	\vdash	\rightarrow	_
					CC	4	3			1																		1			†	t		†			t			t	t	t	t					1			†	•	•	N			•	•	•	z	c
					CE	7	3				DE	8	3															1	1		\dagger	+		\dagger			t			+		+	t					1			+	•		· N		•	•	•	•	z	-
																												t			t	l		1			t			t			t								1								•		
																																																			1	•	• •	N	•	•	•	•	•	z	•
89 35 27	3	89 37	36	3	89 2D	29	4				89 3D	31	4	89 39	31	4	89 2F	31	5	89 3F	32	5																					89 23	30	3	89 33	33	3				•	•	N	ı	•	•	•	•	z	С
																																1					1							4							1										_
47 10										- 1	5D		- 1			- 1			- 1																								1				8	- 1			ľ	•	'	N		'	•	•	•	Z	
42 12 47	3	42 57	13	+	-	-	-	-		_	42 5D	-	-	-	8	4	42 4F	8	5	42 5F	9	5									\downarrow			1			1						43	2 7	3	42 53	10	3													
					EE	7	3				FE	8	3																																						ľ	•	'	N	•	•	•	•	•	z	•
																															1	1		1		4	4						1					4				1								_	_
										4									_									-			+			4		9	1			+	+	-	-					+			_	4		N	+	-	-	•	ш	_	_
	\perp				4C	2	2			+			-				5C	4	_			\dashv	60	4	2	DC	0	2 -	rC		<u></u>			+			+			+	+	+	╁		-			\dashv			+	+	\perp		_	_	+	+		\dashv	-
					200	6	σ ·										22	8	4					Total Control of the			700	F	∓C.	8	3																					•						•	•	•	•

												,	Add	ress	ing	mc	des	3						_		
Symbol	Functions	Details	II	MP	I	IM	IM	Τ	Α		D	IR	D	IR,b	T .	DIR	,Х	DI	R,Y	<i>'</i> (DIR)	(DIR,	X)	(DIF	₹),Y
			ор	n	#	ор	n #	# of	p n	#	ор	n #	ор	n	# 0	n	#	ор	n	# ор	n	#	op n	#	op 1	۱ #
LDA (Notes 1,2)	Acc←M	Enters the contents of the memory into the accummulator.			,	A9 :	2 2	2			A5 4				L	1	2			L			A1 7			Ш
						42 4 A9	4 3	3			42 A5	6 3			4: B		3			42 B2	8	3	42 9 41	3	42 1 B1	0 3
LDM (Note 5)	M←IMM	Enters the immediate value into the memory.									64 4	1 3			+	+	3						†			
LDT	DT←IMM	Enters the immediate value into the data bank regiater.				89 C2	5 3	3																		
LDX (Note 2)	X←M	Enters the contents of the memory into index register X.			ľ	A2 2	2 2	2			A6 4	1 2						В6	5	2						
LDY (Note 2)	Y←M	Enters the contents of the memory into index register Y.			,	A0 2	2 2	2			A4	4 2			В	4 5	2									
LSR (Note 1)	$ \begin{array}{c} m{=}0 \\ 0 \rightarrow \boxed{b_{15} \cdots b_0} \rightarrow C \\ m{=}1 \\ 0 \rightarrow \boxed{b_7 \cdots b_0} \rightarrow C \end{array} $	Shifts the contents of the accumulator or the contents of the memory one bit to the right. The bit 0 of the accumulator or the memory is entered into the C flag. "0" is entered into bit 15 (bit 7 when the m flag is "1.")							2 4		46	7 2	No.	100			2									
MPY (Notes 2,11)	B, A←A * M	Multiplies the contents of accumulator A and the contents of the memory. The higher order of the result of operation are entered into accumulator B, and the lower order into accumulator A.				89 1 09	6 3	3			89 1 05	8 3	1 may		89 15		9 3			89 12			89 21 01		89 2 11	2 3
MVN (Note 8)	Mn+i←Mm+i	Transmits the data block. The transmission is done from the lower order address of the block.					-		No.		1															
MVP (Note 9)	Mn–i←Mm–i	Transmits the data block. Transmission is done form the higher order address of the data block.		4	1																					
NOP	PC←PC+1	Advances the program counter, but pertorms nothing else.	ΕA	2	1																					
ORA (Notes 1,2)	Acc←AccVM	Logical sum per bit of the contents of the accumulator and the contents of the memory is obtained. The result is entered into the accumulator.			-	09 : 42 4 09		╛			05 4 42 05				L	2 7	3				8	3	01 7 42 9 01	3		
PEA	$\begin{array}{l} M(S) \leftarrow IMM_2 \\ S \leftarrow S - 1 \\ M(S) \leftarrow IMM_1 \\ S \leftarrow S - 1 \end{array}$	The 3rd and the 2nd bytes of the instruction are saved into the stack, in this order.																					T			
PEI	$\begin{array}{c} M(S) \leftarrow M((DPR) + IMM \\ +1) \\ S \leftarrow S - 1 \\ M(S) \leftarrow M((DPR) + IMM) \\ S \leftarrow S - 1 \end{array}$	Specifies 2 sequential bytes in the direct page in the 2nd byte of the instruction, and saves the contents into the stack.																								
PER	EAR←PC+IMM2,IMM1 M(S)←EARH S←S-1 M(S)←EARL S←S-1	Regards the 2nd and 3rd bytes of the instruction as 16-bit numerals, adds them to the program counter, and saves the result into the stack.																								
РНА	$\begin{array}{l} m{=}0 \\ M(S){\leftarrow}AH \\ S{\leftarrow}S{-}1 \\ M(S){\leftarrow}AL \\ S{\leftarrow}S{-}1 \\ \end{array}$ $\begin{array}{l} m{=}1 \\ M(S){\leftarrow}AL \\ S{\leftarrow}S{-}1 \\ \end{array}$	Saves the contents of accumulator A into the stack.																								
РНВ	$\begin{array}{l} m{=}0 \\ M(S){\leftarrow}B{\scriptscriptstyle H} \\ S{\leftarrow}S{-}1 \\ M(S){\leftarrow}B{\scriptscriptstyle L} \\ S{\leftarrow}S{-}1 \\ \\ m{=}1 \\ M(S){\leftarrow}B{\scriptscriptstyle L} \\ S{\leftarrow}S{-}1 \end{array}$	Saves the contents of accumuator B into the stack.																								

Г																						Α	dd	res	ssi	ng	n	100	des	3																					Т	P	roce	ess	or	sta	tus	reç	gist	er.
L(I	IR)	L(DIF	R),Y	1	AB	S	Α	BS	,b	Al	BS	,X	Α	BS	3,Y		ΑE	3L	1	٩BI	_,X	(ΑB	S)	L	(AE	3S)	(A	BS	5,X)		ST	K	1	RE	L	DII	R,b,	,R	ABS	S,b,	R	S	R	(S	R),	Υ	В	LK	10	0 9	9 8	7	6	5	4	3	2	1 (
ор	n #	op	r	n #	ор	n	#	ор	n	#	ор	n	#	op	n	#	o	p r	n #	0	р	n i	# o	p r	n #	¢ o	p r	1 #	0	p n	#	ор	r	n #	ор	n	#	ор	n	#	ор	n	# 0	p r	n #	ор	n	#	ор	n #	#	ΙP	²L	N	٧	m	х	D	1 :	z
Α7		ı						l			BD	6	3	В	9 6	3	A	FE	4	В	F	,	4																				А	.3	5 2	В3	8	2			1.	•	•	N	•	•	•	•	• 2	Z
42 A7	12 3	3 42 B7	2 13	3 3	42 AE	6	4				42 BD	8	4	42 B9	8	4	4 A	2 8 F	3 5	4. B	2 ! F	9	5																					2	7 3	42 B3	10	3												
		T			-	_	4	-			9E	6	_	-			Ī			l									l														İ								1.		•	•	•	•	•	•	•	•
		t			l												t		ŀ	l			ł						l																t						†.	, •		•	•	•	•	•	•	
		H		l	AE	4	3							BE	6	3	+		t	ł					1	l			H			H								+			+								+			N	•	•	•	•	• 2	z ,
H		╀	+	ł	AC	4	3	_			вс	6	3	-	+	+	ł	+	+	+	+	+	+	+	$\frac{1}{1}$	$\frac{1}{1}$		+	H		+	H			L	H				+			+	+	+	H				+	+.	.		N	•		-	•	• 2	z ·
Н		╀					3				5E						ł		+	-					-				L		-	\vdash						_					+		+	L			_		╀.	<u> </u>								
89 07	24 3	3 89 17	2:	5 3	89 0E	18	4				89 1D	20	4	89 19	9 20	0 4	8	9 2 F	0 5	8	9 2 F	1 8	5																				80	9 1	9 3	89 13	22	3			<u> </u>	•	•	N	•	•	•	•	• 2	z (
																																					_	4)						54 i	7 3 + ×7	3 .			•	•	•	•	•	•	•
																																		4															- 1	9 + -x7	3 •	•	•	•	•	•	•	•	•	•
		L																											L				1			1															1	•	•	•	٠	_				\perp
07	10 2	17	7 1	1 2	00	4	3				l			ı			ı		6 4				П							1	A				3								0	3 !	5 2	13	8	2			.	•	٠ •	N	•	•	•	•	• 2	Z
42 07	12 3	3 42 17	2 13	3 3	42 0D	6	4				42 1D	8	3 4	42 19	2 8	4	4 0	2 8 F	3 5	4.	2 ! F	9 !	5					d															4	2 7	7 3	42 13	10	3												
																										1						F4	4 5	3																	1	•	•	•	•	•	•	•	•	•
																																D4	1 6	2																	1.	•	•	•	•	•	•	•	•	•
		İ																														62	2 5	5 3																	1.	+	•	•	•	•	•	•	•	•
																																48	3 4	1																	1.	•		•	•	•	•	•	•	•
																																											\downarrow	+						1	\downarrow	_		L					_	+
																																42 48	8 6	5 2																	·		•	•	•	•	•	•		•

												P	۱dd	ess	ing	mo	ode	s		_					_	
Symbol	Functions	Details	IN	ΛP		IMI	М		Α		DI	R	D	R,b	[DIR	,X	D	IR,Y		(DIF	₹)	(DIF	R,X)	(DI	IR),Y
			op	n	# 0	pn	#	ор	n	#	ор	n #	ор	n #	# 0 ₁	r	n #	ор	n #	# (op n	#	op 1	n #	ор	n #
PHD	M(S)←DPRH S←S−1 M(S)←DPRL S←S−1	Saves the contents of the direct page register into the stack.																								
PHG	M(S)←PG S←S-1	Saves the contents of the program bank register into the stack.																								
PHP	M(S)←PSH S←S-1 M(S)←PSL S←S-1	Saves the contents of the program status register into the stack.																								
PHT	M(S)←DT S←S−1	Saves the contents of the data bank register into the stack.																		Ī						
РНХ	$ \begin{array}{c} x{=}0 \\ M(S){\leftarrow}X{\vdash} \\ S{\leftarrow}S{-}1 \\ M(S){\leftarrow}X{\vdash} \\ S{\leftarrow}S{-}1 \\ x{=}1 \\ M(S){\leftarrow}X{\vdash} \\ S{\leftarrow}S{-}1 \end{array} $	Saves the contents of the index register X into the stack.											100													
PHY	$ \begin{array}{c} x{=}0 \\ M(S){\leftarrow}YH \\ S{\leftarrow}S{-}1 \\ M(S){\leftarrow}YL \\ S{\leftarrow}S{-}1 \\ x{=}1 \\ M(S){\leftarrow}YL \\ S{\leftarrow}S{-}1 \end{array} $	Saves the contents of the index register Y into the stack.				2000																				
PLA	$ \begin{array}{l} m{=}0 \\ S{\leftarrow}S{+}1 \\ AL{\leftarrow}M(S) \\ S{\leftarrow}S{+}1 \\ AH{\leftarrow}M(S) \\ \end{array} $ $ \begin{array}{l} m{=}1 \\ S{\leftarrow}S{+}1 \\ AL{\leftarrow}M(S) \\ \end{array} $	Restores the contents of the stack on the accumulator A.																								
PLB	$ \begin{tabular}{ll} $m{=}0$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{+}{\leftarrow}M(S)$ & $m{=}1$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $B{\leftarrow}M(S)$ & $S{\leftarrow}S{+}1$ & $S{\leftarrow}S$	Restores the contents of the stack on the accumulator B.																								
PLD	$\begin{array}{c} S \leftarrow S + 1 \\ DPR \iota \leftarrow M(S) \\ S \leftarrow S + 1 \\ DPR \iota \leftarrow M(S) \end{array}$	Restores the contents of the stack on the direct page register.																								
PLP	S←S+1 PSL←M(S) S←S+1 PSH←M(S)	Restores the contents of the stack on the processor status register.																								
PLT	S←S+1 DT←M(S)	Restores the contents of the stack on the data bank register.																								
PLX	$\begin{array}{c} x{=}0 \\ S{\leftarrow}S{+}1 \\ XL{\leftarrow}M(S) \\ S{\leftarrow}S{+}1 \\ XH{\leftarrow}M(S) \end{array}$	Restores the contents of the stack on the index register X.																								
	x=1 $S \leftarrow S+1$ $X \leftarrow M(S)$																									

																								Α	dd	re	ss	sin	g	m	od	es																							Ī	F	Pro	ces	so	r s	tatu	ıs r	reg	iste	er	٦
L(D	IR)	L(DIR	₹),Y		ΑB	ss		ΑE	38	,b	F	BS	S,>	X	ΑE	38	,Υ		ΑĐ	L	A	λBI	L,X	. ((AI	BS	3)	L(/	٩В	S)	(Al	BS	,X)	5	ST	K		RE	ΞL	[DIR	,b,F	R A	BS	,b,F	2	SF	₹	(S	R),	Υ	В	LK		10	9	8	7	6	5	4	3	2 1	1 ()
op r	#	ор	n	#	op	n	#	: (p	n	#	op	n	1	#	ор	n	#	op	r	1 #	ор	n	1 #	0	р	n	#	ор	n	#	ор	n	#	ор	n	#	op	n	#	0	p r	n #	op	n	n #	o	n	#	ор	n	#	ор	n	#	ı	PL		N	V	m	x	D	I Z	z (2
																																			0B	4	1																			•	•	•	•	•	•	•	•	•	•	•
								I																											4B	3	1	I						İ			İ									•	٠	•	•	•	•	•	•	•	•	•
																																			80	4	1																			•	•	•	•	•	•	•	•	•	•	•
								I																											8B	3	1										l									•	٠	•	•	•	•	•	•	•	•	•
																																			DA	4	1											7			12					•	•	•	•	•	•	•	•	•	•	•
					L			1					1		4					1		-			1										EΛ	1	1		-		+					4												1	_	_		_		_	_	1
																																			SA.	4					The state of the s																									
																												1		A State of the Sta			1000		68	5	1																			•	•	•	N	•	•	•	•	• 2	Z	-
																												100							42 68	7	2																			•	•	•	N	•	•	•	•	•	Z	•
																																			2B	5	1																			•	•	•	•	•	•	•	•	•	•	•
																																			28	6	1																			Va	alue	S	ave	ed	in s	sta	ck.			
																																					1																						N		•					\cdot
																																			FA	5	1																			•	•	•	N	•	•	•	•	•]	7	•

													Α	.ddr	essi	ing	mo	des	3								_
Symbol	Functions	Details	П	MP		IN	ИΜ	T	A	١.		DIR	₹	DI	R,b	0	IR,	Х	DI	R,Y	(DIR	.)	(DIR	,X)	(DI	R),Y
			ор	n	#	ор	n #	# c	р	n #	Ор	n	#	ор	n #	e op	n	#	ор	n #	ор	n	#	op n	#	ор	n #
PLY	$ \begin{array}{l} x{=}0 \\ S{\leftarrow}S{+}1 \\ Y{\iota}{\leftarrow}M(S) \\ S{\leftarrow}S{+}1 \\ Y{+}{\leftarrow}M(S) \\ x{=}1 \\ S{\leftarrow}S{+}1 \\ Y{\iota}{\leftarrow}M(S) \\ \end{array} $	Restores the contents of the stack on the index register Y.																									
PSH (Note 6)	M(S)←A, B, X···	Saves the registers among accumulator, index register, direct page register, data bank register, program bank register, or processor status register, specified by the bit pattern of the second byte of the instruction into the stack.																									
PUL (Note 7)	A, B, X···←M(S)	Restores the contents of the stack to the registers among accumulator, index register, direct page register, data bank register, or processor status register, specified by the bit pattern of the second byte of the instruction.																									
RLA (Note 13)	m=0 n bit rotate left bits bo m=1 n bit rotate left b7 bo	Rotates the contents of the accumulator A, n bits to the left.				89 (49 	6 3 + i	3			Sect. Anthon		No.	The same of the sa													
ROL (Note 1)	m=0 ← b15 ··· b0 ← C ← m=1 ← b7 ··· b0 ← C ←	Links the accumulator or the memory to C flag, and rotates result to the left by 1 bit.						4		2 1	26	7	2			36	7	2									
ROR (Note 1)	$\begin{array}{c} m=0 \\ \hline \longrightarrow C \longrightarrow b_{15} \cdots b_{0} \\ \hline \end{array}$ $\begin{array}{c} m=1 \\ \hline \longrightarrow C \longrightarrow b_{7} \cdots b_{0} \\ \hline \end{array}$	Links the accumulator or the memory to C flag, and rotates result to the right by 1 bit.						4		2 1	66	7	2			76	7	2									
RTI	S←S+1 PSL←M(S) S←S+1 PSH←M(S) S←S+1 PCL←M(S) S←S+1 PCH←M(S) S←S+1 PCH←M(S) S←S+1 PCH←M(S)	Returns from the interruption routine.	40	11	1																						
RTL	$\begin{array}{c} S \leftarrow S+1 \\ PC \iota \leftarrow M(S) \\ S \leftarrow S+1 \\ PC \iota \iota \leftarrow M(S) \\ S \leftarrow S+1 \\ PG \leftarrow M(S) \end{array}$	Returns from the subroutine. The contents of the program bank register are also restored.	6B	8	1																						
RTS	S←S+1 PCL←M(S) S←S+1 PCH←M(S)	Returns from the subroutine. The contents of the program bank register are not restored.	60	5																							
SBC (Notes 1,2)	Acc, C←Acc−M−C	Subtracts the contents of the memory and the borrow from the contents of the accumulator.			- 1	E9 2 42 4 E9					L	6					5				ı	8	3 4	E1 7 42 9 E1		Ш	

																						Α	dc	lre	ss	in	g r	nc	ode	es																							Γ	Pro	осе	SSO	or s	stat	us	reg	iste	er	1
L(DI	R)	L(D	IR),	Υ	Α	BS		ΑE	38	,b	Α	BS	S,X	1	٩B	S,Y	4	Α	BL		ΑB	L,>	<	(Al	38)	L(A	\B	S)	(AE	38	X)	S	STŁ	(R	EL		DIF	R,b,	,R	ΑВ	S,b	R	S	R	(:	SR)),Y	E	BLŁ	<	10	9	8	7	6	5	4	3	2 1	0	1
op n	#	ор	n #	‡ (ор	n i	# c	ор	n	#	ор	n	#	o	p I	n #	#	ор	n #	‡ (ор	n #	# C	p r	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n i	#	ор	n	#	op r	1 #	op	n	#	ор	n	#		IPL		N	٧	m	х	D	ΙZ	z c	;
																																	7A	5	1																		•	•	•	N	•	•	•	•	• 2	<u>.</u>	
																																	EB 2	12 + i1+i	2																		•	•	•	•	•	•	•	•		•	
																																	FB 3i	14 + 1+4	2 li ₂																		P A	S,	it the	bed e of	cor	nes	con s its	s v	alu	e.	
																																							Personal Per					COLO COLO COLO COLO COLO COLO COLO COLO		The state of the s			•				•	•	•	•	•	•	•	•		•	-
					2E	7 :	3				3E	8	3	3																	- Control		-			0000																	•	•	•	N	•	•	•	•	• 2	z C	-
					6E	7 :	3				7E	8	3	3														-																									•	•	•	N	•	•	•	•	• 2	z C	,
																																																					V	alu	e :	sav	red	in	sta	ick.			
																																																					•	•	•	•	•	•	•	•	•	•	
]												•						•			•	
E710 42 12 E7				- 1								2 8		ı	2 8		1			5 4	FF :		- 1																					4				3 8 2 10 3					•	•	•	N	٧	•	•	•	• 2	z C	•

													Α	Addı	ress	sing	g n	nod	es									
Symbol	Functions	Details	Ш	MF	,	I	MΝ	Л		Α		DI	R	D	IR,t		DI	R,X		DIF	R,Y	([IR)	(1	DIR,	X)	(DIR	.),Y
			ор	n	#	ор	n	#	ор	n	# (op n	#	ор	n	#	ор	n	# 0	p ı	n #	ор	n a	# 01	ρn	#	op 1	n #
SEB (Note 5)	Mb←1	Makes the contents of the specified bit in the memory "1."												04	8	3												
SEC	C←1	Makes the contents of the C flag "1."	38	2	1																					Ш	Ш	
SEI	I ← 1	Makes the contents of the I flag "1."	78	2	1																							
SEM	m←1	Makes the contents of the m flag "1."	F8	2	1																							
SEP	PSb←1	Set the specified bit of the processor status register's lower byte (PSL) to "1."				E2	3	2																				
STA (Note 1)	M←Acc	Stores the contents of the accumulator into the memory.									4	15 4 12 6 15	3			2		7 3						\perp	2 9	3	91 7 42 9 91	
STP		Stops the oscillation of the oscillator.	DВ	3	1			П			Ť		T			Ť		Ť	Ť			-		Ť	П	\sqcap	Ť	T
STX	M←X	Stores the contents of the index register X into the memory.						П			8	6 4	2			1			9	6 5	5 2			Ť	T	П		T
STY	M←Y	Stores the contents of the index register Y into the memory.						П			8	34 4	2	Ò		9	94	5 2	2					Ť	Т	П	T	T
TAD	DPR←A	Transmits the contents of the accumulator A to the direct page register.	5B	2	1						100	£		10										T	П			T
TAS	S←A	Transmits the contents of the accumulator A to the stack pointer.	1B	2	1				_	P	*	7				Ī			ı					T	П	П		T
TAX	X←A	Transmits the contents of the accumulator A to the index register X.	AA	2	1																			Ī				Ī
TAY	Y←A	Transmits the contents of the accumulator A to the index register Y.	A8	2	1					-																		Ī
TBD	DPR←B	Transmits the contents of the accumulator B to the direct page register.	42 5B	4	2		1																	Ī				Ī
TBS	S←B	Transmits the contents of the accumulator B to the stack pointer.	42 1B	4	2																							
TBX	X←B	Transmits the contents of the accumulator B to the index register X.	42 AA	4	2																							
TBY	Y←B	Transmits the contents of the accumulator B to the index register Y.	42 A8	4	2																					Ш		
TDA	A←DPR	Transmits the contents of the direct page register to the accumulator A.	7B	2	1																							
TDB	B←DPR	Transmits the contents of the direct page register to the accumulator B.	42 7B	4	2																					Ш	Ш	
TSA	A←S	Transmits the contents of the stack pointer to the accumulator A.	ЗВ	_	⊢	L					1					_			1					\downarrow		Ш	Ш	1
TSB	B←S	Transmits the contents of the stack pointer to the accumulator B.	42 3B	4	2																							
TSX	X←S	Transmits the contents of the stack pointer to the index register X.	ВА	2	1																					Ш		
TXA	A←X	Transmits the contents of the index register X to the accumulator A.	8A	2	1																							
TXB	B←X	Transmits the contents of the index register X to the accumulator B.	42 8A	4	2																					Ш	Ш	
TXS	S←X	Transmits the contents of the index register X to the stack pointer.	9A	2	1																					Ш	Ш	
TXY	Y←X	Transmits the contents of the index register X to the index register Y.	9B	2	1																							
TYA	A←Y	Transmits the contents of the index register Y to the accumulator A.	98	2	1																							
TYB	В←Ү	Transmits the contents of the index register Y to the accumulator B.	42 98	4	2																							
TYX	X←Y	Transmits the contents of the index register Y to the index register X.	ВВ	2	1																							
WIT		Stops the internal clock.	СВ	3	1						I	I						$oxed{\int}$					\int	\int		$oxed{igg }$	\prod	\prod
XAB	A≒B	Exchanges the contents of the accumulator A and the contents of the accumulator B.	89 28	6	2												Ī											

																										A	dd	re	25	sir	no	1 1	m	od	es	_																											Т	P	roc	ces	sso	or:	sta	atu	s r	eo	isí	er	_
L(D	IR)	L(E	OIR)).Y		AΒ	s	T	AE	3S	.b	1	ΔB	S.	Х	A	В	S.	7		AE	BL.	Т	Α			_				_						5.2	0		STI	<u> </u>	Γ	RI	EL.	Т	DI	R.b	.R	A	BS	S.b.	.R		SF		T	SR	:).	Y	F	BL	K	1				7								
op r	_	Ь.		_				+	_			┺	_	_	_	⊢	_	_	_	_	_	_	4		_		+	_	_	_	+	_	_	_	⊢	_	_	-	_	_	_	⊢	_		4	_	_	_	+	_	_	_	⊢			+	-	_	_	⊢	_	_			Ŭ PL		N								
OP I	#	ОР	"	#	ОР	Η"	"	+	+	9	_	۲	+	"		ОР	†	1	#	ОР	ť	1 #	+	op	"	#	+	۲	"	#	+	1	"	#	١	1	' <i>'</i>	+	Jh	"	#	٦	+	+	+	υp	"	#	+	+	"	#	ОР	111	#	ľ	+	1	#	ОР	+	1 #	+		_	_	•	-	-	_	_	_	\vdash	\perp	-
Ц								ľ	4	9	4	L										-	1				1				l											L			1				L							-																			
Ш	1		Ц			L	L	1	4	4		L	_				1	4	4		1	1	4				1	4			1	4			L	1	1	4				L		1	4				1	1	4					1		4		L	1	1					•								
	1		Ц					1		_		L											_				1	1			1				L			1				L		1	_				L							1		1		L	1		_				•								
			Ц			L		L				L											╛				1	1			L				L							L			╛				L									1		L	1		- 1				•								
																																										L																						•	•	•	Sp "1.	eci."	ifie	d f	lag	be	€C0	me	s
87 1			Ш			1		ı				90				ı							- 1			l	П																													П	3 8							•	•	•	•	•	•	٠	•	•	•	•	•
42 1 87	2 3	42 97	13	3	42 8D	7	4					42 9E	2	7	4	42 99	2 .	7	4	42 8F	8	3 5	5	42 9F	9	5																											42 83	7	3	4	2 1	0	3																
																																																																•	•	•	•	•	•		•	•	•	•	•
					8E	5	3	T	1	1		Ī						T	1		T	T	1				Ť	1			T				Ī			Ī				T		T	1					T	T			4		Ī		1		Г	T	Ī	Ī	•	•	•	•	•	1.		•		•	•	•
\parallel		П	П		8C	5	3	t	1	1		T	1			T	Ť	†	1		t	Ť	1			Ī	t	†			t	1			T	t	t	1				T	t	Ť	1				t	†	1			4						T	t	T	†	•	•	•	•	•	1.	.	•		•	•	•
Ħ			H			T	T	t	†			T	†			T	t	†			t	T	1				t	1			t				T	T	T	1				t	İ	\dagger	1				t	†		d	9							T	t	\dagger	†	•	•	•	•	•	•	•	•	•	•	•	•
								t	1			H					ł	1				+	1				t	1			t	+						1				H		\dagger	+			-	ø		P	-				t		1		L	t	<u> </u>	†	•	•	•	•	•		+	•	•	•	•	•
								Ì	1			l											1				Ì				t	1										l			1	4				١		P				t		Ì					Ì	•	•	•	N	•		•	•	•	•	z	•
\parallel								ł	1			H						1					1				ł				ł											L	4		1	1			1							t		1						•	•	•	N	•		•	•	•	•	z	•
								t	+	1		H	+			L	Ŧ	+			+	+	+				t	+			t	+			l	1	+	+		4		-				N			t	+	+	-				ł	+	+		L	t	<u> </u>	+	•	•	•	•	•	•	+	•	•	•	•	•
								ł	+	1		H	+				1	+				+	+				+	+			ł	+							-										ł	+	+					+		1		L	+		+	•		•	•		•	+		•			
								-				L									-	+	1				1	1			1	1			Ŀ		-					L			1				╁	1	1					+					-		+	•			N	ļ.	<u>.</u>				L.	7	_
								+	1			L					1					+	\downarrow				1	1			l		1					1	-			L			1				\vdash	1	1					+		1			-		1				N								
												L										-	1				1		-	8		4										L			1				L							1							1				N								
Н							_	ļ	+	+		L	+			L	+	+			+	+	-	4			+	1			ŀ				L	1	+					L	-		4				ļ	+	4					ļ		+		L	+		1	4				L	\perp						
												L												þ			V															L														1							1				N								
\perp			Ц			L	1	1	4	4		L	1			L				3				_	3		1	4			1	4			L	1	+	4				L		+	4				1	1	4					1		1		L	1	-	ш				N								
								l				L															1				l											L							L							ļ				L				4	4	_	N	╄	+						
																																																																			N							z	
																																																																•	•	•	N	•		•	•	•	•	Z	•
																																																																			N								
																																																																•	•	•	•	•	•	•	•	•	•	•	•
								l				Ī					t	1					1				Ī	1			l					l						Ī	ĺ						Ī	1						Ī	1	1			Ī		ı	•	•	•	N	•		•	•	•	•	z	•
\parallel								t		1		T	†			T	l	+	1		t	T	1				t	1			t				Ī	t	\dagger					T	t	\dagger	1				T	†	1					t	t			T	t	\dagger	†	•	•	•	N	•		•	•	•	•	z	•
\parallel								t	+			t	†			l		+			\dagger	\dagger	1				t	1			t				l	\dagger	\dagger					l			+				t	+	+					t	\dagger			\vdash	T	\dagger	\dagger	•	•	•	N	•		•	•	•	•	z	•
\parallel								l	\dagger	1		H				\vdash	\dagger	\dagger	1			+	+				\dagger	+			ł	+			l							H	l	\dagger	+				l	+	+					\dagger	\dagger	1		\vdash	\dagger		\dagger	•	•	•	N	•	+	•	•	•	•	z	•
H	\perp	F				l	l	t	+	$\frac{1}{2}$	_	F			F	F	1	\pm		L	\dagger	t	$\frac{1}{2}$	_	L	F	\dagger				f	1		L	F	l	\downarrow				L	F	ł	1	1				t	1	+		L	F	F	t	1		_	F	\downarrow	$^{+}$	- 1	- 1	- 1		•			- 1	- 1				
								Ī					Ţ				T	T				Ī					Ī				ſ					Ī		Ī							T					T	T					Ī		T			Ī		Ī	•	•	•	N	•		•	•	•	•	z	•

Appendix 6. Machine instructions

The number of cycles shown in the table is described in the case of the fastest mode for each instruction. The number of cycles shown in the table is calculated for DPRL=0. The number of cycles in the addressing mode concerning the DPR when DPRL≠0 must be incremented by 1.

The number of cycles shown in the table differs according to the bytes fetched into the instruction queue buffer, or according to whether the memory read/write address is odd or even. It also differs when the external region memory is accessed by BYTE="H."

- Notes 1. The operation code at the upper row is used for accumulator A, and the operation at the lower row is used for accumulator B.
 - 2. When setting flag m=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
 - 3. The number of cycles increments by 2 when branching.
 - **4.** The operation code on the upper row is used for branching in the range of −128 to +127, and the operation code on the lower row is used for branching in the range of −32768 to +32767.
 - 5. When handling 16-bit data with flag m=0, the byte in the table is incremented by 1.

6.

Type of register	Α	В	Χ	Υ	DPR	DT	PG	PS
Number of cycles	2	2	2	2	2	1	1	2

The number of cycles corresponding to the register to be pushed are added. The number of cycles when no pushing is done is 12. it indicates the number of registers among A, B, X, Y, DPR, and PS to be saved, while it indicates the number of registers among DT and PG to be saved.

7.

Γ	Type of register	Α	В	Х	Y	DPR	DT	PS
Г	Number of cycles	3	3	3	3	4	3	3

The number of cycles corresponding to the register to be pulled are added. The number of cycles when no pulling is done is 14. it indicates the number of registers among A, B, X, Y, DT, and PS to be restored, while i2=1 when DPR is to be restored.

8. The number of cycles is the case when the number of bytes to be transferred is even. When the number of bytes to be transferred is odd, the number is calculated as;

$$7 + (i/2) \times 7 + 4$$

Note that, (i/2) shows the integer part when i is divided by 2.

9. The number of cycles is the case when the number of bytes to be transferred is even. When the number of bytes to be transferred is odd, the number is calculated as;

$$9 + (i/2) \times 7 + 5$$

Note that, (i/2) shows the integer part when i is divided by 2.

- 10. The number of cycles is the case in the 16-bit ÷ 8-bit operation. The number of cycles is incremented by 16 for 32-bit ÷ 16-bit operation.
- 11. The number of cycles is the case in the 8-bit X 8-bit operation. The number of cycles is incremented by 8 for 16-bit X 16-bit operation.
- **12.** When setting flag x=0 to handle the data as 16-bit data in the immediate addressing mode, the number of bytes increments by 1.
- 13. When flag m is 0, the byte in the table is incremented by 1.

Appendix 6. Machine instructions

Symbols in machine instructions table

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	₩	Exclusive OR
IMM	Immediate addressing mode	_	Negation
Α	Accumulator addressing mode	\leftarrow	Movement to the arrow direction
DIR	Direct addressing mode	Acc	Accumulator
DIR, b	Direct bit addressing mode	Ассн	Accumulator's upper 8 bits
DIR, X	Direct indexed X addressing mode	Accl	Accumulator's lower 8 bits
DIR, Y	Direct indexed Y addressing mode	Α	Accumulator A
(DIR)	Direct indirect addressing mode	Ан	Accumulator A's upper 8 bits
(DIR,X)	Direct indexed X indirect addressing mode	AL	Accumulator A's lower 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	В	Accumulator B
L (DIR)	Direct indirect long addressing mode	Вн	Accumulator B's upper 8 bits
L (DIR),Y	Direct indirect long indexed Y addressing mode	BL	Accumulator B's lower 8 bits
ABS	Absolute addressing mode	Χ	Index register X
ABS, b	Absolute bit addressing mode	Хн	Index register X's upper 8 bits
ABS, X	Absolute indexed X addressing mode	XL	Index register X's lower 8 bits
ABS, Y	Absolute indexed Y addressing mode	Υ	Index register Y
ABL	Absolute long addressing mode	Yн	Index register Y's upper 8 bits
ABL, X	Absolute long indexed X addressing mode	YL	Index register Y's lower 8 bits
(ABS)	Absolute indirect addressing mode	S	Stack pointer
L (ABS)	Absolute indirect long addressing mode	PC	Program counter
(ABS, X)	Absolute indexed X indirect addressing mode	РСн	Program counter's upper 8 bits
STK	Stack addressing mode	PC∟	Program counter's lower 8 bits
REL	Relative addressing mode	PG	Program bank register
DIR, b, REL	Direct bit relative addressing mode	DT	Data bank register
ABS, b, REL		DPR	Direct page register
SR	Stack pointer relative addressing mode	DPRH	Direct page register's upper 8 bits
(SR), Y	Stack pointer relative indirect indexed Y	DPRL	Direct page register's lower 8 bits
	addressing mode	PS	Processor status register
BLK	Block transfer addressing mode	PSн	Processor status register's upper 8 bits
C	Carry flag	PSL	Processor status register's lower 8 bits
Z	Zero flag	PS _b	Processor status register's b-th bit
I	Interrupt disable flag	M(S)	Contents of memory at address indicated by
D	Decimal operation mode flag		stack pointer
х	Index register length selection flag	Mb	b-th memory location
m	Data length selection flag	ADG	Value of 24-bit address's upper 8-bit (A23-A16)
V	Overflow flag	ADн	Value of 24-bit address's middle 8-bit (A ₁₅ -A ₈)
N	Negative flag	ADL	Value of 24-bit address's lower 8-bit (A7-A0)
IPL	Processor interrupt priority level	ор	Operation code
+	Addition	n	Number of cycle
-	Subtraction	#	Number of byte
*	Multiplication	i	Number of transfer byte or rotation
/	Division	İ1, İ2	Number of registers pushed or pulled
^			
 	Logical OR		
, , ,	Logical AND Logical OR	,	Traines. Strogisticio publica di pulloa

Appendix 7. Examples of handling unused pins

Appendix 7. Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate performance</u> according to the user's application.

1. In single-chip mode

Table 1 Examples of handling unused pins in single-chip mode

Pins	Handling example
P0-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Note 1).
Ē	Leave this pin open.
XOUT (Note 2)	
AVcc	Connect this pin to pin Vcc.
AVss, VREF, BYTE	Connect these pins to pin Vss.

Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.

Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

2: This is applied when an external clock is input to pin XIN.




Fig. 9 Examples of handling unused pins in single-chip mode

2. In memory expansion mode

Table 2 Examples of handling unused pins in memory expansion

Pins	Handling example
P42-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Notes 1, 2, and 7).
BHE (Note 3)	Leave this pin open. (Note 5)
ALE (Note 4)	
HLDA	
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched t voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - **4:** This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - 5: When Vss level is applied to pin CNVss, note the following: this pin functions as an input port from reset until the processor mode is switched to the memory exp a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 6: This is applied when an external clock is input to pin XIN.
 - 7: Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47 and P5 to P8.




Fig. 10 Examples of handling unused pins in memory expansion

Appendix 7. Examples of handling unused pins

3. In microprocessor mode

Table 3 Examples of handling unused pins in microprocessor mode

Pins	Handling example
P43-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Notes 1 and 2).
BHE (Note 3)	Leave this pin open. (Note 5)
ALE (Note 4)	
HLDA, φ1	
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - 4: This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - 5: When Vss level is applied to pin CNVss, note the following: this pin functions as an input port from reset until the processor mode is switched to the microprocessor mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 6: This is applied when an external clock is input to pin XIN.




Fig. 11 Examples of handling unused pins in microprocessor mode

Appendix 8. Countermeasure examples against noise

General countermeasure examples against noise are described below. Although the effect of these countermeasures depends on each system, refer to the following when a noise-related problem occurs.

1. Shortest wiring length

The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.

(1) Wiring for pin RESET

Make the length of wiring connected to pin RESET as short as possible. In particular, connect a capacitor between pin RESET and pin Vss with the shortest possible wiring (within 20 mm).

Reason

If noise is input to pin RESET, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 12 Wiring for pin RESET

Appendix 8. Countermeasure examples against noise

(2) Wiring for clock I/O pins

- Make the length of wiring connected to clock I/O pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator and pin Vss of the microcomputer, as short as possible (within 20 mm).
- Separate the Vss pattern only for oscillation from all other Vss patterns. (Refer to Figure 21.)

Reason

The microcomputer's operation synchronizes with a clock generated by the oscillation circuit. If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.

Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(3) Wiring for pin CNVss

Connect pin CNVss to pin Vss with the shortest possible wiring.

Reason

The processor mode of the microcomputer is influenced by a potential at pin CNVss when pin CNVss and pin Vss are connected. If the noise causes a potential difference between the two pins, the processor mode may become unstable. This may cause a malfunction or a program runaway.




Fig. 13 Wiring for clock I/O pins




Fig. 14 Wiring for pin CNVss

(4) Wiring to pin CNVss

[In single-chip and memory expansion modes]

- Connect pin CNVss to pin Vss of the microcomputer with the shortest possible wiring.
- ullet If the above countermeasure cannot be taken, insert an approximate 5 k Ω resistor between pins CNVss and Vss and, again, make the distance between the resistor and pin CNVss as short as possible.

[In microprocessor mode]

• Connect pin CNVss to pin Vcc with the shortest possible wiring.

Reason

Pin CNVss is connected to the internal ROM in the low-impedance state. (Noise is easily to be fed to the pin in this condition.)

If noise enters pin CNVss, incorrect instruction codes or data are fetched from the built-in PROM. This may cause a program runaway.




Fig. 15 Built-in PROM version: Wiring for pin CNVss

Appendix 8. Countermeasure examples against noise

2. Connection of bypass capacitor between Vss line and Vcc line

Connect an approximate 0.1 μ F bypass capacitor as follows:

- Connect a bypass capacitor between pin Vss and pin Vcc, at equal lengths.
- The wiring connecting the bypass capacitor between pin Vss and pin Vcc should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than for the other signal lines.




Fig. 16 Bypass capacitor connection

- 3. Wiring for analog input pins, analog power source pins, etc.
- (1) Processing analog input pins
 - Connect a resistor to the analog signal line, which is connected to an analog input pin, in series. Additionally, connect the resistor to the microcomputer as close as possible.
 - Connect a capacitor between pin AVss and the analog input pin, as close to pin AVss as possible.

Reason

A signal which is input to the analog input pin is usually an output signal from a sensor.

The sensor, which detects changes in status, is installed far from the printed circuit board. Therefore, this long wiring between them becomes an antenna which picks up noise and feeds it into the microcomputer.

If a capacitor between an analog input pin and pin AVss is grounded far away from pin AVss, noise on the GND line may enter the microcomputer through the capacitor.




Fig. 17 Countermeasure example against noise for analog input pin using thermistor

APPENDIX

Appendix 8. Countermeasure examples against noise

- (2) Processing for analog power source pins, etc.
 - Use independent power sources for pins Vcc, AVcc and VREF.
 - Insert capacitors between pins AVcc and AVss, and between pins VREF and AVss, respectively.

Reasons: Prevents noise from affecting the A-D converter on the Vcc




Fig. 18 Processing for analog power source pins, etc.

Appendix 8. Countermeasure examples against noise

4. Oscillator protection

The oscillator, which generates the basic clock for the microcomputer operations, must be protected from the affect of other signals.

(1) Distance oscillator from signal lines with large current flows

 Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.

Reason

The microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large current flows through the signal lines.

(2) Distance oscillator from signal lines with frequent potential level changes

- Install an oscillator and a connecting pattern away from signal lines in which potential levels change frequently.
- Do not cross these signal lines over clockrelated or noise-sensitive signal lines.

Reason

Signal lines with frequently changing potential levels may affect other signal lines at the rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.




Fig. 19 Wiring for signal lines with large current flows




Fig. 20 Wiring for signal lines with frequent potential level changes

APPENDIX

Appendix 8. Countermeasure examples against noise

(3) Oscillator protection using Vss pattern

Print a Vss pattern on the bottom (soldering side) of a double-sided printed circuit board, under the oscillator mount position.

Connect the Vss pattern to pin Vss of the microcomputer with the shortest possible wiring, separating it from other Vss patterns.




Fig. 21 Vss pattern underneath mounted oscillator

Appendix 8. Countermeasure examples against noise

5. Setup for I/O ports

Setup for I/O ports is follows:

<Hardware>

•Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- Read the data of an input port several times to confirm that input levels are equal.
- Periodically rewrite data to the output port's Pi register, as the data may reverse due to noise.
- Rewrite data to port Pi direction registers periodically.




Fig. 22 Setup for I/O ports

APPENDIX

Appendix 8. Countermeasure examples against noise

6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss pattern and the Vcc pattern must each be one
 of the middle layers.
- The following is necessary for double-sided printed circuit boards:
 - On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.
 - On the opposite side, the Vcc line is wired the same as the Vss line.
 - The power source lines of external devices which are connected by bus to the microcomputer must be connected to the microcomputer's power source lines with the shortest possible wiring.

Reasons

With external devices connected to the microcomputer, the levels of many of the signal lines (total external address buses: 24 bits) may change simultaneously, causing noise on the power source line.



Appendix 9. Q & A

Information which may be helpful in fully utilizing the 7733 Group is provided in Q & A format.

In Q & A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)

At the upper right corner of each page, the main function related to the contents of description in that page is listed.




Appendix 9. Q & A

Interrupt

Q

If an interrupt request (b) occurs while an interrupt routin routine is not executed at all from when the execution of th execution of the INTACK sequence for the next interrupt (b)



Conditions:


- I = 0 by executing the **RTI** instruction
- Interrupt priority level of interrupt (b) is higher than IPL of main routine.
- Interrupt priority level detection time = 2 cycles of ϕ

A

An interrupt request is sampled by detecting a sampling puls the CPU's op-code fetch cycle.

(1) If the next interrupt request (b) occurs before sampling pul ① of the RTI instruction is generated, sampling for this interrupt request is completed while the RTI instruction is executed.

Therefore, the INTACK sequence for (b) is executed without executing the main routine. (Even one instruction is not executed.)




(1/2)

Interrupt

A

(2) If the next interrupt request (b) occurs immediately after sampling pulse ① is generated, this interrupt request is sampled when sampling pulse ② for the next instruction is generated. Therefore, one instruction in the main routine is executed, and then the INTACK sequence for (b) is executed.



(2/2)

Appendix 9. Q & A

Interrupt



Suppose that there is a routine where a certain interrupt request should not be accepted. (The other interrupt requests are acceptable.)

Although when the interrupt priority level selection bits for the above interrupt are set to "0002," in other words, when this interrupt is set to be disabled, this interrupt request is actually accepted immediately after the change of the priority level. Why did this occur and what should I do about it?

Interrupt request is accepted ; The interrupt priority level selection bits are set to "0002" ; or the interrupt request bit is set to "0."

LDA A,DATA ; The first instruction of a routine where a certain interrupt request should not be accepted :




As for the change of the interrupt priority level, when the following are met, the microcomputer may pretend to accept an interrupt request immediately after this interrupt is set to be disabled:

- The next instruction (in the above example, it is the LDA instruction) is already stored into a instruction queue buffer for the BIU.
- Conditions for accepting the instruction which should not be accepted are satisfied immediately before the next instruction in the instruction queue buffer is executed.

When writing to the memory • I/O, the CPU transfers an address and data to the BIU. And then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing the data into the actual address. Interrupt priority level is determined at the start of each instruction.

In the above case, the CPU executes the next instruction before the BIU completes the change of the interrupt priority level. Therefore, when the interrupt priority level is detected synchronously with the execution of the next instruction, the interrupt priority level before the change is detected and its interrupt request is accepted.



Interrupt



To solve this problem, make sure that, by software, the execution of a routine where a certain interrupt request should not be accepted starts after the change of the interrupt level is completed. The following lists a sample program.

[Sample program]

After an instruction which writes value "0002" to the interrupt priority level selection bits, fill the instruction queue buffer with several **NOP** instructions and make the next instruction not to be executed until the writing is completed.

:

CLB #07H, XXXIC; The interrupt priority level selection bits are set to "0002."

NOP ; NOP ;

LDA A,DATA ; The first instruction of a routine where a certain interrupt

request should not be accepted

(2/2)

Appendix 9. Q & A

Interrupt

Q


- (1) At what timing of clock ϕ_1 is an external interrupt (an input signal on the $\overline{\text{INT}_i}$ pin) detected?
- (2) Suppose that more than three external interrupt input pins (INTi) are necessary, what should I do?

A

- (1) If the edge sense or level sense is selected, an external interrupt request occurs when the level of an input signal on the INT; pin changes. This is independent of clock φ1. At this time, if the edge sense is selected, the interrupt request bit is set to "1," also.
- (2) There are two methods: one is the method to use the external interrupt's level sense; the other one is the method to use the timer's event counter mode.
 - ① Method to use the external interrupt's level sense

 As for hardware, input a logical sum of several interrupt signals (for example, 'a', 'b', and 'c') to the INTi pin and input each signal to the corresponding port.

 As for software, check the ports' input levels in an INTi interrupt routine in order to detect a signal (one of signals 'a,' 'b,' and 'c') which is input.



Note: The same process can be realized by using the key input interrupt function, also.

2 Method to use the timer's event counter mode

As for hardware, input an interrupt signal to the TAilN or TBilN pin.

As for software, set the timer's operating mode to the event counter mode and set value "000016" to the timer. Furthermore, select a valid edge.

The timer's interrupt request occurs when an interrupt signal (selected valid edge) is input.

Serial I/O (UART mode)

Q

If the $\overline{\text{CTS}}$ function is selected in UART (clock asynchronous serial I/O) mode, at what timing should the $\overline{\text{CTS}}$ input's level be checked by the transmitter?

A

Checked near the middle of the stop bit (if two stop bits are selected, the second stop bit).

Input level on CTSi pin is checked near this timing.

Input level on CTSi pin is checked near this timing.

n: 1-bit length


Hold function



If "L" level is input to the $\overline{\text{HOLD}}$ pin, when is a bus actually opened?



When interval 50 ns (max.) has passed since clock ϕ_1 is risen immediately after the $\overline{\text{HLDA}}$ pin's output becomes "L," a bus is opened.



Processor mode

Q

When the processor mode is switched, as described below, by setting the processor mode bits (bits 1 and 0 at address 5E16) while a program is executed, is there any precaution on software?

- Single-chip mode → Microprocessor mode
- Memory expansion mode → Microprocessor mode


A

Although when the processor mode bits are set in order to switch the processor mode, as described above, the mode is not switched until the write cycle for the processor mode bits is completed. (The processor mode is actually switched simultaneously with the write cycle's completion.)

At this time, the program counter indicates the address which is next to the address (address XXXX16) where the write instruction for the processor mode bits is stored. Also, access to the internal ROM area is disabled. Note that there is a possibility that less than four bytes of instructions are prefetched into instruction queue buffers. Therefore, the address which resides in the external ROM area and is accessed first after the mode is switched is one of addresses "XXXX16 + 1" to "XXXXX16 + 4." Note also that instructions at addresses "XXXX16 + 1" to "XXXXX16 + 3" in the internal ROM area may be executed. To solve this problem, do the following processes by software.

[Process 1]

Program a write instruction for the processor mode bits and the following instructions (at least three bytes) to the same addresses of the internal ROM and external ROM areas. (See below.)



[Process 2]

Transfer a write instruction for the processor mode bits to an internal RAM area and make the program branch to the address in order to execute the write instruction. And then, make the program branch to the program address in the external ROM area. (Contents of instruction queue buffers are initialized by a branch instruction.)

SFR

Q

Is there any SFR where a certain write instruction can not be used?

A

Use the STA and LDM instructions for setting the registers or the bits listed below. Do not use read-modify-write instructions (for example, CLB, SEB, INC, DEC, ASL, LSR, ROL, and ROR).

UARTO baud rate register (address 3116)

UART1 baud rate register (address 3916)

UART2 baud rate register (address 6516)

UARTO transmission buffer register (addresses 3316, 3216)

UART1 transmission buffer register (addresses 3B16, 3A16)


UART2 transmission buffer register (addresses 6716, 6616)

Timer A4 two-phase pulse signal processing selection bit (bit 7 at address 4416)


Timer A3 two-phase pulse signal processing selection bit (bit 6 at address 4416)

Timer A2 two-phase pulse signal processing selection bit (bit 5 at address 4416)

- When writing data to the oscillation circuit control register 1 (address 6F16), be sure to follow the procedure shown below.
 - When initializing the clock prescaler




• When writing to bits 0 to 2



Note: In the case of the 7735 Group, write data "00000XXX2."

When writing data to the memory allocation control register (address 6316), be sure to follow the procedure shown below.



Debug



Is there any precaution when debugging?



Some functions of the 7733 Group cannot be evaluated by a debugger. For the operations listed below, use the built-in PROM version to make full evaluation.

When debugging, be sure to read the user's manual supplied with the debugger.

- <<Operation examples that cannot be evaluated by a debugger>>
 - ① Operation when the signal output disable selection bit (bit 6 at address 6C16) = "1"
 - 2 Operation when the stand-by state selection bit (bit 0 at address 6D16) = "1"
 - ③ Operations for reading from and writing to addresses 0216 to 0916 in the memory expansion or microprocessor mode

Memory

Q

Questions about the memory allocation selection function are described below:

- 1) For what purpose is this function used?
- 2 Is there any precaution on use of this function?

A

① This function is used in order to secure an external memory area to bank 016 in the memory expansion mode.

If there is an external device which is frequently accessed, this device's memory allocation in bank 016 is effective for accessing this device, as well as internal RAM and SFR, with using DPR and DT efficiently. In the M37733MHBXXXFP, all of bank 016 is specified as an area for internal resources. Therefore, this function is used to secure an external memory area in bank 016. Note that the memory allocation selection bits are valid in the single-chip mode, also. In the single-chip mode, the memory allocation selection function is valid only for reduction of usable ROM area. Therefore, in the single-chip mode, we recommend to set these bits to "0002" (the state immediately after reset) and not to change them.

- 2 Note the following:
 - When changing the memory allocation selection bits, follow the procedure in Figure 2.4.1.
 - When changing the memory allocation selection bits, make sure that the change is done within an area which is in the internal ROM area both of after and before the change, for example addresses 00C00016 to 00FFFF16.
 - We recommend to set the memory allocation selection bits only when a processor mode is set after reset and not to change them after this setting.
 - When programming to the EPROM and one time PROM versions, program to addresses listed in Table 19.1.3.
 - As for debugging for an area in bank 016 or 116 which is specified as an external area, some considerations may be necessary. For details concerning the development support tools, refer to the respective operation manuals.

PART 2

7735 Group

CHAPTER 1 OVERVIEW

CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

CHAPTER 3 PROGRAMMABLE I/O PORTS

CHAPTER 4 INTERRUPTS

CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

CHAPTER 6 TIMER A

CHAPTER 7 TIMER B

CHAPTER 8 SERIAL I/O

CHAPTER 9 A-D CONVERTER

CHAPTER 10 WATCHDOG TIMER

CHAPTER 11 STOP AND WAIT MODES

CHAPTER 12 CONNECTING EXTERNAL DEVICES

CHAPTER 13 RESET

CHAPTER 14 CLOCK GENERATING CIRCUIT

CHAPTER 15 ELECTRICAL CHARACTERISTICS

CHAPTER 16 STANDARD CHARACTERISTICS

CHAPTER 17 APPLICATIONS

CHAPTER 18 LOW VOLTAGE VERSION

CHAPTER 19 BUILT-IN PROM VERSION

CHAPTER 20 EXTERNAL ROM VERSION

APPENDIX

PART 2 7735 Group

The differences between the 7735 Group and the 7733 Group are mainly described below. For the 7733 Group, refer to part "1. 7733 Group."

The 7735 Group differs from the 7733 Group in the following:

- External bus mode in the memory expansion mode and the microprocessor mode
- External memory area (The 7735 Group has the maximum of 1-Mbyte external memory area.)
- Setting conditions for bit 3 of the oscillation circuit control register 1

 (In the 7735 Group, this bit must be "0." Note that, in the one time PROM version and the EPROM version, this bit is automatically set to "1" after reset. Therefore, be sure to clear this bit to "0.")
- Functions of pin E/RDE



CHAPTER 1 OVERVIEW

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

1.1 Performance overview

Concerning chapter "1. OVERVIEW," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "1.1 Performance overview"
- "1.2 Pin configuration"
- "1.3 Pin description"

The following section of the 7735 Group is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "1.4 Block diagram" (page 1-11 in part 1)

1.1 Performance overview

Concerning section "1.1 Performance overview," the 7735 Group differs from the 7733 Group in the following:

• Description of the memory expansion in Table 1.1.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "1.1 Performance overview" (page 1-3 in part 1)

Table 1.1.1 M37735MHBXXXFP's performance overview

Items	Performance
Memory expansion	Possible (Maximum of 1 Mbytes)

1.2 Pin configuration

Figure 1.2.1 shows the M37735MHBXXXFP pin configuration.

Note: For the low voltage version, refer to chapter "18. LOW VOLTAGE VERSION."




Fig. 1.2.1 M37735MHBXXXFP pin configuration (Top view)

1.3 Pin description

1.3 Pin description

Concerning section "1.3 Pin description," the 7735 Group differs from the 7733 Group in the following:

- "Description of pins P00-P07, P20-P27 and P30-P33 in Table 1.3.2"
- "1.3.1 Examples of handling unused pins"

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "1.3 Pin description" (page 1-5 in part 1)

Table 1.3.1 Pin description (1)

	Pin	Name	Input/Output	Functions	
Ē		Internal enable output	Output	[Single-chip Mode]	
				This pin outputs internal enable signal E. When E's	
				level is "L," the microcomputer reads data and instruction	
				codes or writes data. Also, output of internal enable	
				signal E can be stopped by software.	
				[Memory Expansion Mode] [Microprocessor Mode]	
				This pin outputs read enable signal RDE. This signal's	
				level is "L" in the data read period of the read cycle.	

1.3 Pin description

Table 1.3.2 Pin description (2)

Pin	Name	Input/Output	Functions
P00-P07	I/O port P0	I/O	[Single-chip Mode]
			Same as the 7733 Group.
CS ₀ -CS ₄ ,		Output	[Memory Expansion Mode] [Microprocessor Mode]
RSMP, A16, A	.17		These pins respectively output signals $\overline{CS_0}$ – $\overline{CS_4}$, \overline{RSMP} ,
			and address's high-order 2 bits (A16 and A17).
			● Signal CS ₀ –CS ₄
			These signals are the chip select signals. When the microcomputer
			accesses a certain area, the corresponding pin outputs "L" level.
			(Refer to Table 2.5.3.)
			Signal RSMP
			This signal is the ready sampling signal and is used
			to generate signal RDY for accessing external memory
			area.
P20-P27	I/O port P2	I/O	[Single-chip Mode]
			Same as the 7733 Group.
A0/D0-			[Memory Expansion Mode] [Microprocessor Mode]
A7/D7			Input/Output of data (D0-D7) and output of address's
			low-order 8 bits (A0-A7) are performed with the time
			sharing method.
P30-P33	I/O port P3	I/O	[Single-chip Mode]
			Same as the 7733 Group.
WEL,		Output	[Memory Expansion Mode] [Microprocessor Mode]
WEH,			These pins respectively output signals WEL, WEH, ALE,
ALE,		"0"	and HLDA.
HLDA			● Signal WEL, WEH
			Signal WEL is the write enable low signal.
			Signal WEH is the write enable high signal.
			These signals' levels are "L" in the data write period
			of the write cycle.
			The operations of these signals depend on the level
			of pin BYTE. (Refer to Table 12.1.1.)
			Signal ALE
			This signal is used to separate the multiplexed signal
			which consists of an address and data to the address
			and the data.
			Signal HLDA
			This signal informs the external whether the
			microcomputer enters the Hold state or not.
			In Hold state, pin HLDA outputs "L" level.

1.3 Pin description

1.3.1 Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate performance</u> according to the user's system.

(1) In single-chip mode

Table 1.3.4 Examples of handling unused pins in single-chip mode

	, , ,	
Pins	Handling example	
P0-P8	Connect these pins to pin Vcc or Vss via resistors after these	
	pins are set to the input mode, or leave these pins open after	
	they are set to the output mode (Note 1).	
Ē	Leave this pin open.	
XOUT (Note 2)		
AVcc	Connect this pin to pin Vcc.	
AVss, VREF, BYTE	Connect these pins to pin Vss.	

Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until the they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these ports function as input ports.

Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

2: This is applied when an external clock is input to pin XIN.




Fig. 1.3.1 Examples of handling unused pins in single-chip mode

(2) In memory expansion mode

Table 1.3.5 Examples of handling unused pins in memory expansion mode

Pins	Handling example
P42-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
(Note 5)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
WEH, WEL, RDE,	Leave these pins open. (Note 3)
HLDA, CS0-CS4, RSMP	
XOUT (Note 4)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 4: This is applied when an external clock is input to pin XIN.
 - **5:** Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47 and P5 to P8.




Fig. 1.3.2 Examples of handling unused pins in memory expansion mode

1.3 Pin description

(3) In microprocessor mode

Table 1.3.6 Examples of handling unused pins in microprocessor mode

Pins	Handling example	
P43-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these	
	pins are set to the input mode, or leave these pins after they are	
	set to the output mode (Notes 1 and 2).	
WEH, WEL, RDE	Leave these pins open. (Note 3)	
$\overline{HLDA},\ \phi_1,\ \overline{CS_0}\overline{-CS_4},\ \overline{RSMP}$		
XOUT (Note 4)	Leave this pin open.	
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are	
	set to the input mode. (These pins are pulled high.) (Note 2)	
AVcc	Connect this pin to pin Vcc.	
AVSS, VREF	Connect these pins to pin Vss.	

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 4: This is applied when an external clock is input to pin XIN.




Fig. 1.3.3 Examples of handling unused pins in microprocessor mode

CHAPTER 2

CENTRAL PROCESSING UNIT (CPU)

- 2.1 Central processing unit
- 2.2 Bus interface unit
- 2.3 Accessible area
- 2.4 Memory allocation
- 2.5 Processor modes

2.2 Bus interface unit

Concerning chapter "2. CENTRAL PROCESSING UNIT (CPU)," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "2.2 Bus interface unit"
- "2.3 Accessible area"
- "2.5 Processor modes"

The following sections of the 7735 Group are the same as those of the 7733 Group. Therefore, for these section, refer to part 1:

- "2.1 Central processing unit" (page 2-2 in part 1)
- "2.4 Memory allocation" (page 2-18 in part 1)

2.2 Bus interface unit

Concerning section "2.2 Bus interface unit," the 7735 Group differs from the 7733 Group in the following.

- External buses in Figure 2.2.1
- Signal names in Figure 2.2.3

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "2.2 Bus interface unit" (page 2-10 in part 1)

2.2 Bus interface unit




Fig. 2.2.1 Buses and bus interface unit (BIU)

2.2 Bus interface unit




Fig. 2.2.3 Basic operating waveforms of bus interface unit (BIU)

2.3 Accessible area

2.3 Accessible area

Concerning section "2.3 Accessible area," the 7735 Group differs from the 7733 Group in the following:

- Accessible area which is allocated to addresses 016 to 0FFFFF16 (Maximum of 1 Mbytes)
- Figure 2.3.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "2.3 Accessible area" (page 2-16 in part 1)




Fig. 2.3.1 M37735MHBXXXFP's accessible area

2.5 Processor modes

2.5 Processor modes

Concerning section "2.5 Processor modes," the 7735 Group differs from that of the 7733 Group in the following:

- "Fig. 2.5.1 Memory map in each processor mode"
- "Fig. 2.5.2 Pin configuration in each processor mode (Top view)"
- "Table 2.5.1 Relationship between processor modes and functions of P0 to P4"
- "2.5.4 Relationship between access addresses and chip select signals (CS0-CS4) (This section is added in part 2.)

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "2.5 Processor modes" (page 2-24 in part 1)




Fig. 2.5.1 Memory map in each processor mode (M37735MHBXXXFP)

2.5 Processor modes




Fig. 2.5.2 Pin configuration in each processor mode (Top view)

2.5 Processor modes

Table 2.5.1 Relationship between processor modes and functions of P0 to P4

Processor mode		Memory expansion and
Pin name	Single-chip mode	Microprocessor modes
P0	P: Functions as a programmable I/O port.	P00 to P04
P1	P: Functions as a programmable I/O port.	■ When external data bus is 16 bits wide (BYTE = "L") A ₈ to A ₁₅ \ D(odd) \ D(odd): Data at odd address ■ When external data bus is 8 bits wide (BYTE = "H") A ₈ to A ₁₅
P2	P: Functions as a programmable I/O port.	■ When external data bus is 16 bits wide (BYTE = "L") Ao to A7 \ D(even) \ D(even): Data at even address ■ When external data bus is 8 bits wide (BYTE = "H") Ao to A7 \ D \ D: Data
	P: Functions as a programmable I/O port.	P30 WEL (Note 2) P31 WEH (Note 2) P32 ALE P33 WHLDA
P3	('O), w.	■ When external data bus is 8 bits wide (BYTE = "H") P30 WEL (Note 2) P31 ("H" level output) P32 ALE P33 HLDA
P4	P: Functions as a programmable I/O port (Note 3).	P40 HOLD P41 RDY P42 \$\int p\$ 1 (Note 4) P43 to P47 P: Functions as a programmable I/O port.
E/RDE		RDE (Note 2)

Notes 1: When an internal area is accessed, signals CSo to CS4 are not output. (The output level is fixed to "H.")

^{2:} These signals are affected by the signal output disable selection bit (bit 6 at address 6C16). (Refer to chapter "12. CONNECTING EXTERNAL DEVICES.")

^{3:} Pin P42 can also function as a clock ϕ 1 output pin. (Refer to chapter "123CONNECTING EXTERNAL DEVICES.")

^{4:} In the memory expansion mode, this pin functions as a programmable I/O port. Furthermore, it can be switched to be a clock ϕ 1 output pin when selected by software. In the microprocessor mode, this pin is affected by the signal output disable selection bit (bit 6 at address 6C16). (Refer to chapter"**12. CONNECTING EXTERNAL DEVICES.**")

CENTRAL PROCESSING UNIT (CPU)

2.5 Processor modes

2.5.4 Relationship between access addresses and chip select signals CSo to CS4

Table 2.5.3 lists the relationship between access addresses and chip select signals $\overline{CS_0}$ to $\overline{CS_4}$.

Table 2.5.4 lists the relationship between the memory allocation selection bits and addresses for chip select signals $\overline{CS_0}$, $\overline{CS_1}$ in the memory expansion mode.

Table 2.5.3 Relationship between access addresses and chip select signals $\overline{\text{CS}_0}$ to $\overline{\text{CS}_4}$

Chip select	elect Area		Access addresses			
			Memory expansion mode		Microprocessor mode	
	The former half of bank 0016 except for internal memory area		Note)	00	100016	
CS ₀					to	
				00	7FFF16	
	•The latter half of bank 0016 except for internal	02	000016 (Note)	00	800016	
CS ₁	memory area		to		to	
	•Banks 0116 to 0316	03	FFFF ₁₆	03	FFFF16	
CS ₂	Banks 0416 to 0716	04	000016	04	000016	
			to		to	
		07	FFFF16	07	FFFF16	
CS ₃	Banks 0816 to 0B16	08	000016	80	000016	
		1	to		to	
		0B	FFFF16	0B	FFFF16	
CS ₄		0C	000016	0C	000016	
	Banks 0C16 to 0F16		to		to	
		0F	FFFF16	0F	FFFF16	

Note: This applies when each of bits 1 and 0 of the memory allocation control register (address 63₁₆) = "0." For details, refer to **Table 2.5.4**.

Table 2.5.4 Relationship between memory allocation selection bits and addresses for chip select signals $\overline{\text{CS}_0}$, $\overline{\text{CS}_1}$ in memory expansion mode

Memory a	Illocation selec	tion bits*	Internal ROM area Access addres		ddresses
b2	b1	b0	internal NOW area	CS ₀	CS ₁
0	0 0	0	00100016 to 01FFFF16		02000016 to 03FFFF16
U	U		(124 Kbytes)		
0	0 0		00200016 to 01FFFF16	00100016 to 001FFF16	02000016 to 03FFFF16
U	0	I	(120 Kbytes)		
1	4 4		00800016 to 01FFFF16	00100040 to 007EEE40	02000016 to 03FFFF16
1		1 0	(96 Kbytes)	00100016 10 00777716	02000010 10 03FFFF16
	1	1 1	00800016 to 00FFFF16	00100016 to 007FFF16	01000046 to 0255546
1			(32 Kbytes)	00100016 to 007FFF16	01000016 10 03FFFF16

Memory allocation selection bits*: Bits 0 to 2 of the memory allocation control register (address 6316)

MEMO



CHAPTER 3 PROGRAMMABLE I/O PORTS

- 3.1 Programmable I/O ports
- 3.2 Port peripheral circuits
- 3.3 Pull-up function
- 3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)

PROGRAMMABLE I/O PORTS

3.2 Port peripheral circuits

Concerning chapter "3. PROGRAMMABLE I/O PORTS," the 7735 Group differs from the 7733 Group in the following section. Therefore, only the difference is described in this chapter:

• 3.2 Port peripheral circuits

The following sections are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "3.1 Programmable I/O ports" (page 3-2 in part 1)
- "3.3 Pull-up function" (page 3-8 in part 1)
- "3.4 Internal peripheral devices' I/O functions (Ports P42 and P5 to P8)" (page 3-10 in part 1)

3.2 Port peripheral circuits

Concerning section "3.2 Port peripheral circuits," the 7735 Group differs from the 7733 Group in the following:

• Pin E/RDE in Figure 3.2.2

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "3.2 Port peripheral circuits" (page 3-6 in part 1)




Fig. 3.2.2 Port peripheral circuits (2)

CHAPTER 4

INTERRUPTS

- 4.1 Overview
- 4.2 Interrupt sources
- 4.3 Interrupt control
- 4.4 Interrupt priority level
- 4.5 Interrupt priority level detection circuit
- 4.6 Interrupt priority level detection time
- 4.7 How interrupts are processed (from acceptance of interrupt request till execution of interrupt routine)
- 4.8 Return from interrupt routine
- 4.9 Multiple interrupts
- 4.10 External interrupts (INTi interrupt)
- 4.11 Precautions for interrupts

INTERRUPTS

Interrupts of the 7735 Group are the same as those of the 7733 Group. Therefore, for interrupts, refer to the corresponding sections in part 1:

- "4.1 Overview (page 4-2 in part 1)
- "4.2 Interrupt sources (page 4-4 in part 1)
- "4.3 Interrupt control (page 4-6 in part 1)
- "4.4 Interrupt priority level (page 4-10 in part 1)
- "4.5 Interrupt priority level detection circuit (page 4-11 in part 1)
- "4.6 Interrupt priority level detection time (page 4-13 in part 1)
- "4.7 How interrupts are processed (from acceptance of interrupt request till execution of interrupt routine) (page 4-14 in part 1)
- "4.8 Return from interrupt routine (page 4-17 in part 1)
- "4.9 Multiple interrupts (page 4-17 in part 1)
- "4.10 External interrupts (INT: interrupt) (page 4-19 in part 1)
- "4.11 Precautions for interrupts (page 4-23 in part 1)



CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

- 5.1 Overview
- 5.2 Block description
- 5.3 Initial setting example for related registers

KEY INPUT INTERRUPT FUNCTION

The key input interrupt function of the 7735 Group is the same as that of the 7733 Group. Therefore, the key input interrupt function, refer to the corresponding sections in part 1:

- "5.1 Overview (page 5-2 in part 1)
- "5.2 Block description (page 5-3 in part 1)
- "5.3 Initial setting example for related registers (page 5-7 in part 1)



CHAPTER 6

TIMER A

- 6.1 Overview
- 6.2 Block description
- 6.3 Timer mode
- 6.4 Event counter mode
- 6.5 One-shot pulse mode
- 6.6 Pulse width modulation (PWM) mode

TIMER A

Timer A of the 7735 Group is the same as that of the 7733 Group. Therefore, for timer A, refer to the corresponding sections in part 1:

- "6.1 Overview" (page 6-2 in part 1)
- "6.2 Block description" (page 6-3 in part 1)
- "6.3 Timer mode" (page 6-9 in part 1)
- "6.4 Event counter mode" (page 6-19 in part 1)
- "6.5 One-shot pulse mode" (page 6-32 in part 1)
- "6.6 Pulse width modulation (PWM) mode" (page 6-41 in part 1)



CHAPTER 7

TIMER B

- 7.1 Overview
- 7.2 Block description
- 7.3 Timer mode
- 7.4 Event counter mode
- 7.5 Pulse period/Pulse width measurement mode
- 7.6 Clock timer

TIMER B

Timer B of the 7735 Group is the same as that of the 7733 Group. Therefore, for timer B, refer to the corresponding sections in part 1:

- "7.1 Overview" (page 7-2 in part 1)
- "7.2 Block description" (page 7-3 in part 1)
- "7.3 Timer mode" (page 7-10 in part 1)
- "7.4 Event counter mode" (page 7-17 in part 1)
- "7.5 Pulse period/Pulse width measurement mode" (page 7-25 in part 1)
- "7.6 Clock timer" (page 7-34 in part 1)



CHAPTER 8 SERIAL I/O

- 8.1 Overview
- 8.2 Block description
- 8.3 Clock synchronous serial I/O mode
- 8.4 Clock asynchronous serial I/O (UART) mode

SERIAL I/O

The serial I/O of the 7735 Group is the same as that of the 7733 Group. Therefore, for serial I/O, refer to the corresponding sections in part 1:

- "8.1 Overview" (page 8-2 in part 1)
- "8.2 Block description" (page 8-4 in part 1)
- "8.3 Clock synchronous serial I/O mode" (page 8-21 in part 1)
- "8.4 Clock asynchronous serial I/O (UART) mode" (page 8-44 in part 1)



CHAPTER 9 A-D CONVERTER

- 9.1 Overview
- 9.2 Block description
- 9.3 A-D conversion method
- 9.4 Absolute accuracy and Differential non-linearity error
- 9.5 One-shot mode
- 9.6 Repeat mode
- 9.7 Single sweep mode
- 9.8 Repeat sweep mode
- 9.9 Precautions for A-D converter

A-D CONVERTER

The A-D converter of the 7735 Group is the same as that of the 7733 Group. Therefore, for the A-D converter, refer to the corresponding sections in part 1:

- "9.1 Overview" (page 9-2 in part 1)
- "9.2 Block description" (page 9-3 in part 1)
- "9.3 A-D conversion method" (page 9-11 in part 1)
- "9.4 Absolute accuracy and Differential non-linearity error" (page 9-14 in part 1)
- "9.5 One-shot mode" (page 9-17 in part 1)
- "9.6 Repeat mode" (page 9-20 in part 1)
- "9.7 Single sweep mode" (page 9-23 in part 1)
- "9.8 Repeat sweep mode" (page 9-27 in part 1)
- "9.9 Precautions for A-D converter" (page 9-31 in part 1)



CHAPTER 10 WATCHDOG TIMER

10.1 Block description

10.2 Operation description

10.3 Precautions for watchdog timer

WATCHDOG TIMER

10.2 Operation description

Concerning chapter "10. WATCHDOG TIMER," the 7735 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "10.2 Operation description"

The following sections are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "10.1 Block description" (page 10-2 in part 1)
- "10.3 Precautions for watchdog timer" (page 10-10 in part 1)

10.2 Operation description

Concerning section "10.2 Operation description," the 7735 Group differs from the 7733 Group in the following:

• Figures 10.2.2 and 10.2.3

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "10.2 Operation description" (page 10-5 in part 1)

WATCHDOG TIMER

10.2 Operation description

In the M37735MHBXXXFP, set bit 3 of the oscillation circuit control register 1 to "0."




Fig. 10.2.2 Structure of oscillation circuit control register 1




Fig. 10.2.3 Procedure for writing data to oscillation circuit control register 1

MEMO



CHAPTER 11

STOP AND WAIT MODES

- 11.1 Overview
- 11.2 Clock generating circuit
- 11.3 Stop mode
- 11.4 Wait mode

11.2 Clock generating circuit

Concerning chapter "11. STOP AND WAIT MODES," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "11.2 Clock generating circuit"
- "11.3 Stop mode"
- "11.4 Wait mode"

The following section of the 7735 Group is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "11.1 Overview" (page 11-2 in part 1)

11.2 Clock generating circuit

Concerning section "11.2 Clock generating circuit," the 7735 Group differs from the 7733 Group in the following:

• Figures 11.2.3 and 11.2.4

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "11.2 Clock generating circuit" (page 11-3 in part 1)

In the M37735MHBXXXFP, be sure to set bit 3 of the oscillation circuit control register 1 to "0."




Fig. 11.2.3 Structure of oscillation circuit control register 1

11.3 Stop mode




Fig. 11.2.4 Procedure for writing data to oscillation circuit control register 1

11.3 Stop mode

Concerning section "11.3 Stop mode," the 7735 Group differs from the 7733 Group in the following:

• Table 11.3.2 and Figure 11.3.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "11.3 Stop mode" (page 11-6 in part 1)

11.3 Stop mode

Table 11.3.2 Pin state in stop mode

		State					
Pins	Single-chip mode Memory expans		Microprocessor mode				
		mode	When the standby state	When the standby state			
			selection bit*1 = "0"	selection bit*1 = "1"			
Ē	■ When the signal output	Same as in the micro-	"H" level is output.	■ When the signal output			
	disable selection bit =	processor mode		disable selection bit =			
	"0," "H" level is output			"0," "H" level is output.			
	■ When the signal output			■ When the signal output			
	disable selection bit =			disable selection bit =			
	"1," "L" level is output.			"1," "L" level is output.			
RDE,				Output levels can be			
WEL,				set. (Refer to section			
WEH,				"11.3.1 Output levels			
CS0-CS4,				of external bus and			
RSMP,				bus control signals			
HLDA				in stop mode.")			
ALE			"L" level is output.	•			
A0/D0-A15/D15,			Retains the same				
A16, A17			state in which the				
,			STP instruction is				
			executed.				
P42/ ϕ 1	■ When the clock	ϕ 1 output selection	■ When the signal				
	bit*2 = "1"		selection bit*3 = "0"				
	ϕ 1: "L" level is o	utput.	φ₁: "L" level is output.■ When the signal output disable				
	■ When the clock	ϕ_1 output selection	selection bit = "1"				
	bit = "0"		P42: Bit 2's value of the port P4 register is output (Note) .				
	P42: Retains the sa	ame state in which					
		uction is executed.					
Ports	P0 to P8	· ·	P43 to P47, P5 to P8				
	(not including P42)						
	: Retains the same	in which the STP instruction is executed.					
	state in which the STP instruction is						
	executed.						
Standby state coloct	ion hit*1. Bit 0 at addre	oo 6D40 (Bofor to Eig	auro 11 2 1 \				

Standby state selection bit*1: Bit 0 at address 6D16 (Refer to Figure 11.3.1.) Clock ϕ 1 output selection bit*2: Bit 7 at address 5E16 (Refer to section "12.1 Signals required for accessing external devices.") Signal output disable selection bit*3: Bit 6 at address 6C16 (Refer to section "12.1 Signals required for accessing external devices.")

Note: Make sure to set bit 2 of the port P4 direction register to "1."

11.3 Stop mode




Fig. 11.3.1 Output level setting example in stop mode (Memory expansion or Microprocessor mode)

11.4 Wait mode

11.4 Wait mode

Concerning section "11.4 Wait mode," the 7735 Group differs from the 7733 Group in the following:

• Table 11.4.2 and Figure 11.4.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "11.4 Wait mode" (page 11-13 in part 1)



11.4 Wait mode

Table 11.4.2 Pin state in wait mode

State						
Pins	Single-chip mode	Memory expansion	Microprocessor mode		cessor mode	
		mode	When the standby state		When the standby state	
			selection bit*1 = "0"		selection bit*1 = "1"	
Ē	■ When the signal output	Same as in the micro-	- "H" level is output.		■ When the signal output	
	disable selection bit =	processor mode			disable selection bit =	
	"0," "H" level is output.				"0," "H" level is output.	
	■ When the signal output				■ When the signal output	
	disable selection bit =				disable selection bit =	
	"1," "L" level is output.				"1," "L" level is output.	
RDE,					Output level can be set.	
WEL,					(Refer to section	
WEH,					"11.4.2 Output levels	
CS0-CS4,					of external bus and	
RSMP,					bus control signals	
HLDA			in wait		in wait mode")	
ALE			"L" leve	I is output.		
A0/D0-A15/D15,				the same		
A16, A17			state in which the WIT instruction is ex-			
			ecuted.	uction is ex-		
P42/ ϕ 1	■ When the clock	ϕ 1 output selection b	it ^{*2} = "1"		ne signal output	
	φ ₁ : Operating wh	STON NIT		selection bit*3 = "0"		
	at wait state ^{*4} = "0." "L" level is output when the system clustop bit at wait state = "1."			ϕ 1: Stopped when the system clock stop by		
				wait state = "0." "L" level is output when the system clock stop bit at wait state = "1."		
	■ When the clock ϕ_1 output selection bit = "0"					
	P42: Retains the same state in which the WIT instruction is				■ When the signal output	
	executed.	disable selection bit = "1"				
			P42: Bit 2's value of por			
				regis	ster is output (Note).	
Ports	P0 to P8	I	to P47, I			
	(not including P42) : Retains the same					
	state in which				action is executed.	
	the WIT instructio	n				
	is executed.					

Standby state selection bit*1: Bit 0 at address 6D16 (Refer to **Figure 11.4.1.**)

Clock ϕ 1 output selection bit*2: Bit 7 at address 5E16

(Refer to section "12.1 Signals required for accessing external devices.")

Signal output disable selection bit*3: Bit 6 at address 6C16

(Refer to section "12.1 Signals required for accessing external devices.")

System clock stop bit at wait state*4: Bit 5 at address 6C16

(Refer to section "11.4.1 State of clocks f2 to f512 in wait mode.")

Note: Make sure to set bit 2 of the port P4 direction register to "1."

11.4 Wait mode




Fig. 11.4.1 Output level setting example in wait mode (Memory expansion or Microprocessor mode)

CHAPTER 12

CONNECTING EXTERNAL DEVICES

- 12.1 Signals required for accessing external devices
- 12.2 Software wait
- 12.3 Ready function
- 12.4 Hold function

12.1 Signals required for accessing external devices

Functions for connecting external devices are described in this chapter.

Reading or writing data from or to external devices are performed by the bus interface unit (BIU). (Refer to section "2.2 Bus interface unit.") The BIU operates on the basis of internal enable signal $\bar{\mathbb{E}}$ (usually, internal clock ϕ divided by 2) but does not output internal enable signal $\bar{\mathbb{E}}$ to the external. The BIU outputs signals $\bar{\mathbb{RDE}}$, $\bar{\mathbb{WEL}}$, and $\bar{\mathbb{WEH}}$.

Signals \overline{RDE} , \overline{WEL} , and \overline{WEH} are generated from internal enable signal \overline{E} and are output at the same timing as that of internal enable signal \overline{E} . When external devices are accessed, the BIU outputs some of these signals, in other words, outputs only signals which are required for the access at that time.



12.1 Signals required for accessing external devices

12.1 Signals required for accessing external devices

Functions and operations of signals required for accessing external devices are described below.

When connecting external devices which require a long access time, refer to sections "12.2 Software wait," "12.3 Ready function," and "12.4 Hold function," also.

When connecting external devices, make sure that the microcomputer operates in the memory expansion or microprocessor mode. (Refer to section "2.5 Processor modes.") When the microcomputer operates in these modes, ports P0 to P4 and pin $\overline{\text{E/RDE}}$ function as I/O pins of signals required for accessing external devices.

Figure 12.1.1 shows the pin configuration in the memory expansion or microprocessor mode. Table 12.1.1 lists the functions of ports P0 to P4 and pin E/RDE in the memory expansion or microprocessor mode.



12.1 Signals required for accessing external devices





Fig. 12.1.1 Pin configuration in memory expansion or microprocessor mode (Top view)

12.1 Signals required for accessing external devices

Table 12.1.1 Functions of ports P0 to P4 and pin E/RDE in memory expansion or microprocessor mode



Notes 1: When the internal area is accessed, signals $\overline{\text{CS0}}$ to $\overline{\text{CS4}}$ are not output. (Output levels are fixed to "H.")

^{2:} These signals are affected by the signal output disable selection bit (bit 6 at address 6C 16). (Refer to **Table 12.1.4**.)

^{3:} In the memory expansion mode, this pin functions as a programmable I/O port. Furthermore, it can be switched to be a clock ϕ 1 output pin when selected by software. In the microprocessor mode, this signal is affected by the signal output disable selection bit (bit 6 at address 6C 16). (Refer to **Table 12.1.3**.)

12.1 Signals required for accessing external devices

12.1.1 External bus (A0/D0 to A15/D15, A16 and A17) and chip select signals (CS0 to CS4)

The address (A0 to A17) and chip select signals are output and specify the external area. Figures 12.1.2 and 12.1.3 show the external areas specified by these signals. An area specified by a chip select signal does not the internal area. (When the internal area is accessed, the chip select signal is not output.) Pins A8 to A15 of the external address bus and pins D0 to D15 of the external data bus share the same pins. When pin BYTE's level, which is described later, is "L" (in other words, when the external data bus is 16 bits wide), pins A0/D0 to A15/D15 perform address output and data input/output with the time-sharing method. When pin BYTE's level is "H" (in other words, when the external data bus is 8 bits wide), pins A0/D0 to A7/D7 perform address output and data input/output with the time-sharing method and pins A8 to A15 output the address.




Fig. 12.1.2 External area (Memory expansion mode)

12.1 Signals required for accessing external devices




Fig. 12.1.3 External area (Microprocessor mode)

12.1 Signals required for accessing external devices

12.1.2 External data bus width selection signal (Pin BYTE's level)

This signal is used to select the external data bus width from 8 bits and 16 bits. When this signal level is "L," the external data bus is 16 bits wide; when this signal level is "H," the external data bus is 8 bits wide. (Refer to **Table 12.1.1.**) This signal level must be fixed to either "H" or "L."

This signal is valid only for the external areas. (When the internal area is accessed, the data bus is always 16 bits wide.)

12.1.3 Read enable signal (RDE) and Write enable signals (WEL, WEH)

These signals are output when data is read or written from or to the external area. When the internal area is accessed, these signals are stopped at "H" level by setting the signal output disable selection bit (bit 6 at address 6C16) to "1." (Refer to **Table 12.1.4.**)

Table 12.1.2 Functions of read enable signal and write enable signals

External data bus width	RDE	WEL	WEH	External data bus state
16 bits	Н	Н	Н	
(BYTE = "L")	L	Н	Н	Data is read out.
,	Н	L	Н	1-byte data is written to even address.
	Н	Н	L	1-byte data is written to odd address.
	Н	L	L	1-word data is written.
8 bits	Н	Н	Н	
(BYTE = "H")	L	Н	Н	Data is read out.
. ,	Н	L	Н	Data is written.

12.1.4 Address latch enable signal (ALE)

This signal is used to latch an address from a multiplexed signal. This multiplexed signal consists of the address and data and is input or output to or from pins Ao/Do to A15/D15, A16/D0 to A23/D7. When this signal level is "H," take the address into a latch and output it simultaneously. When this signal level is "L," retain the latched address.

12.1.5 Signals related to ready function (RDY, RSMP)

These signals are required to use the ready function. (Refer to section "12.3 Ready function.")

12.1.6 Signals related to hold function (HOLD, HLDA)

These signals are required to use the hold function. (Refer to section "12.4 Hold function.")

12.1.7 Clock φ1

This signal has the same period as internal clock ϕ .

Whether clock ϕ_1 is output or stopped can be selected by software. However, the method of this selection depends on the processor mode. Table 12.1.3 lists the method to select whether to output or stop clock ϕ_1 . Figure 12.1.4 shows the clock ϕ_1 output start timing.

12.1 Signals required for accessing external devices

Table 12.1.3 Method to select whether to output or stop clock ϕ 1

Processor mode	Single-chip or Memory expansion mode	Microprocessor mode
Clock ϕ 1 output	Set the clock ϕ 1 output selection bit ^{*1} to "1."	Clear the signal output disable selection bit ² to "0."
Clock φ1 stopped	Clear the clock ϕ_1 output selection bit to "0." (Pin P42 functions as a programmable I/O port.)	Set the signal output disable selection bit to "1." (Note)
Remark	Clock ϕ 1 is stopped after reset. The signal output disable selection bit is ignored.	Clock ϕ_1 is output after reset. The clock ϕ_1 output selection bit is ignored.

Clock ϕ_1 output selection bit^{*1}: Bit 7 at address 5E₁₆

Signal output disable selection bit*2: Bit 6 at address 6C16 (Refer to **Table 12.1.4**.)

Note: When bit 2 at address C₁₆ (Port P4 direction register) is set to "1," bit 2 of the port P4 register is output.

Table 12.1.4 Functions of signal output disable bit

Processor		Each signal's state			
mode	Conditions	Signals	Signal output disable selection bit		
		Signais	0	1	
Memory	When the external area is accessed	RDE,	Operating		
expansion or Microprocessor	When the internal area is accessed	WEL,	Operating	Stopped at "H" level	
mode	When the standby state selection	RDE,	Stopped at "H" level	Stopped at "L" level	
	bit = "1" in the stop or wait mode	WEL,	Stopped (Output I	evels can be set.)	
	4	WEH	(Refer to Figures	11.3.1 and 11.4.1.)	
	When the standby state selection	RDE,	Stopped at "H" lev	/el	
	bit = "0" in the stop or wait mode	WEL,			
		WEH			
Microprocessor		Clock <i>∲</i> 1	Operating (independent	Stopped (Note)	
mode			of the ϕ 1 output selection		
			bit)		
Single-chip	When not in the stop or wait mode	Enable signal	Operating	Stopped at "L" level	
mode		Ē			
	When in the stop or wait mode		Stopped at "H" level	Stopped at "L" level	

^{*} All functions listed in Table 12.1.4 are not emulated by a debugger.

Note: When bit 2 at address C₁₆ (Port direction register) is set to "1," bit 2 of the port P4 register is output.

:Not affected by the signal output disable selection bit.

^{*} For the stop and wait modes and the standby state selection bit, refer to chapter "11. STOP AND WAIT MODES."




Fig. 12.1.4 Clock ϕ_1 output start timing (when clock ϕ_1 output selection bit is set from "0" to "1")




Fig. 12.1.5 Structure of oscillation circuit control register 0




Fig. 12.1.6 Relationship between setting of signal output disable selection bit and stop timing of each signal

12.1 Signals required for accessing external devices

12.1.8 Operation of bus interface unit (BIU)

Figures 12.1.7 to 12.1.9 show operating waveform examples of signals which are input to or output from the external when accessing external devices. These waveforms are described in relation to the basic operating waveforms. (Refer to section "2.2.3 Operation of bus interface unit (BIU).")

(1) When fetching an instruction into an instruction queue buffer

- When an instruction which is next fetched resides at an even address. When the external data bus is 16 bits wide, the BIU fetches two bytes of the instruction at a time with waveform (a). When the external data bus is 8 bits wide, the BIU fetches only one byte of the instruction with the first half of waveform (i).
- When an instruction which is next fetched resides at an odd address.
 When the external data bus is 16 bits wide, the BIU fetches only one byte of the instruction with waveform (g). When the external data bus is 8 bits wide, the BIU fetches only one byte of the instruction with the first half of waveform (i).

When branched to an odd address by executing a branch instruction or others with the 16-bit external data bus, at first, the BIU fetches one byte of an instruction with waveform (g) and then fetches instructions by the two bytes with waveform (a).

(2) When reading or writing data from or to memory • I/O

- ① When accessing 16-bit data which starts from an even address, waveform (a), (b), (i) or (j) is applied.
- When accessing 16-bit data which starts from an odd address, waveform (c), (d), (i) or (k) is applied.
- When accessing 8-bit data which resides at an even address, waveform (e), (f) or the first half of waveform (i) or (j) is applied.
- When accessing 8-bit data which resides at an odd address, waveform (g), (h) or the first half of waveform (k) is applied.

For instructions which are affected by data length flag (m) and index register length flag (x), an operation is applied as follows:

- •When "m" or "x" = "0," operation ① or ② is applied.
- •When "m" or "x" = "1," operation 3 or 4 is applied.

Settings of flags "m" and "x" and selection of the external data bus width do not affect each other.




Fig. 12.1.7 Operating waveform example of signals which are input to or output from the external (1)




Fig. 12.1.8 Operating waveform example of signals which are input to or output from the external (2)




Fig. 12.1.9 Operating waveform example of signals which are input to or output from the external (3)

12.2 Software wait

12.2 Software wait

The software wait facilitates access to external devices which require a long access time. There are two types of software waits: wait 0 and wait 1.

The software wait is set by the wait bit (bit 2 at address 5E16) and the wait selection bit (bit 0 at address 5F16). (Refer to **Table 12.2.1.**) Figure 12.2.1 shows the structures of the processor mode register 0 (address 5E16) and processor mode register 1 (address 5F16). Figure 12.2.2 shows bus timing examples when the software wait is used.

The software wait is valid only for the external area. (Access to the internal areas is always performed with no wait.)

For external devices which can not be accessed even when using the software wait, by using the ready function (signal $\overline{\text{RSMP}}$), a wait which is equivalent to 1 cycle of clock ϕ_1 can furthermore be generated. (Refer to section "12.3 Ready function."

Table 12.2.1 Setting method of software wait

Wait bit	Wait selection bit	Software wait	Bus cycle
1	0	Invalid (No wait)	Cycle of "internal clock ϕ divided by 2" (clock ϕ 1's cycle \times 2)
0	0	Wait 0	"Cycle in the no-wait state" X 2 (clock φ1's cycle X 4)
0	1	Wait 1	"Cycle in the no-wait state" X 1.5 (clock φ1's cycle X 3)

12.2 Software wait




Fig. 12.2.1 Structures of processor mode register 0 and processor mode register 1

12.2 Software wait




Fig. 12.2.2 Bus timing examples when software wait is used (BYTE = "L").

12.3 Ready function

12.3 Ready function

The ready function facilitates access to external devices which require a long access time.

By applying "L" level to pin \overline{RDY} in the memory expansion or microprocessor mode, the microcomputer enters the ready state. While pin \overline{RDY} 's level is "L," this state is retained. Table 12.3.1 lists the microcomputer's state in the ready state.

In the ready state, oscillation of the oscillator does not stop. Therefore, the internal peripheral devices can operate even in the ready state. The ready function is valid for the internal and external areas.

Table 12.3.1 Microcomputer's state in ready state

Item	State
Oscillation	Operating
ϕ CPU	Stopped at "L" level
RDE, WEL, WEH, CS0 to CS4,	·
HLDA, ALE, A 0/D0 to A 15/D15, A16, A17	
P43 to P47, P5 to P8 (Note 2)	
P42/ <i>φ</i> 1	 In the memory expansion mode ■ When the clock φ1 output selection bit = "1" Outputs clock φ1. ■ When the clock φ1 output selection bit = "0" Retains the same state in which RDY was accepted. In the microprocessor mode ■ When the signal output disable selection bit = "1" Retains the same state in which RDY was accepted. ■ When the signal output disable selection bit = "0" Outputs clock φ1.
Timers A and B, Serial I/O, A-D converter, Watchdog timer	Operating

Clock ϕ 1 output selection bit^{*1}: Bit 7 at address 5E₁₆

Signal output disable selection bit 2: Bit 6 at address 6C16

Notes 1: When "L" level which was input to pin \overline{RDY} is sampled at one of the following timings, this signal is not accepted. (Note that ϕCPU is stopped at "L" level.)

- When the levels of signals RDE, WEL, and WEH are "H" while the bus is in use (Refer to ② in Figure 12.3.2.)
- Immediately before a wait generated by the software wait (Refer to ⑤ in Figure 12.3.2.)
- 2: This is applied when these pins function as programmable I/O ports.

12.3 Ready function

12.3.1 Operation in ready state

When "L" level is input to pin \overline{RDY} , this signal is accepted at the falling edge of clock $\phi 1$ and the microcomputer enters the ready state. The ready state can be terminated by setting pin \overline{RDY} 's level to "H" again. When "H" level is input to pin \overline{RDY} , this signal is also accepted at the falling edge of clock $\phi 1$ and the ready state is terminated. Figure 12.3.2 shows timings when the ready state is accepted and terminated.

When generating a wait which is equivalent to 1 cycle of clock ϕ_1 by using the ready function, use signals \overline{RSMP} and \overline{CSn} (n = 0 to 4). These signals facilitate to generate a signal input to pin \overline{RDY} . Figure 12.3.1 shows a connection example when signal \overline{RSMP} is used. Note that signal \overline{RSMP} is affected by the software wait. Figure 12.3.3 shows the relationship between the software wait and signal \overline{RSMP} .

Refer to section "17.1 Memory expansion" for the way to use the ready function.




Fig. 12.3.1 Connection example when signal RSMP is used

12.3 Ready function




Fig. 12.3.2 Timings when ready state is accepted and terminated (when not using signal RSMP)

12.3 Ready function




Fig. 12.3.3 Relationship between software wait and signal RSMP

12.4 Hold function

12.4 Hold function

When an external circuit which accesses the bus without using the central processing unit (CPU), for example DMA, is used, it is necessary to generate a timing for transferring the right to use of the bus from the CPU to the external circuit. The hold function is used to generate this timing.

By applying "L" level to pin $\overline{\text{HOLD}}$ in the memory expansion or microprocessor mode, the microcomputer enters the hold state. While pin $\overline{\text{HOLD}}$'s level is "L," this state is retained. Table 12.4.1 lists the microcomputer's state in the hold state.

In the hold state, oscillation of the oscillator does not stop. Therefore, the internal peripheral devices can operate even in the hold state. (Note that the watchdog timer stops.)

Table 12.4.1 Microcomputer's state in hold state

Item	State
Oscillation	Operating
ϕ CPU	Stopped at "L"
RDE, WEL, WEH, CS0 to CS4,	Floating
RSMP, A0/D0 to A15/D15, A16,	
A17	
HLDA, ALE	Outputs "L" level.
P42/φ ₁	In the memory expansion mode
, .	■ When the clock ϕ_1 output selection bit = "1"
	Outputs clock ϕ 1.
	■ When the clock ϕ_1 output selection bit = "0"
	Retains the same state in which HOLD was accepted.
	In the microprocessor mode
	■ When the signal output disable selection bit ² = "1"
	Retains the same state in which HOLD was accepted.
	■ When the signal output disable selection bit = "0"
	Outputs clock ϕ 1.
P43 to P47, P5 to P8 (Note)	Retains the same state in which HOLD was accepted.
Timers A and B, Serial I/O,	Operating
A-D converter	
Watchdog timer	Stopped

Clock ϕ_1 output selection bit^{*1}: Bit 7 at address 5E₁₆

Signal output disable selection bit*2: Bit 6 at address 6C16

Note: This is applied when these pins function as programmable I/O ports.

12.4 Hold function

12.4.1 Operation in hold state

When "L" level is input to pin \overline{HOLD} while the bus is not in use, this signal is accepted at the falling edge of clock $\phi 1$. When "L" level is input to pin \overline{HOLD} while the bus is in use, this signal is accepted at the clock $\phi 1$'s falling edge which precedes the rising edge of signal \overline{RDE} , \overline{WEL} , or \overline{WEH} by the clock $\phi 1$'s cycle divided by 2. (Refer to **Figures 12.4.2 to 12.4.6.**) Note that when word data which starts from an odd address is accessed by the two bus cycles, determination is performed only in the second bus cycle. (Refer to **Figure 12.4.1.**)

When "L" level which was input to pin $\overline{\text{HOLD}}$ is accepted, ϕCPU is stopped at the next rising edge of clock ϕ1 . At this time, pin $\overline{\text{HLDA}}$ outputs "L" level, and so the external is informed that the microcomputer is in the hold state. After one cycle of clock ϕ1 has passed since pin $\overline{\text{HLDA}}$'s level becomes "L," pins $\overline{\text{RDE}}$, $\overline{\text{WEL}}$, $\overline{\text{WEH}}$, $\overline{\text{CSo}}$ to $\overline{\text{CS4}}$, $\overline{\text{RSMP}}$ and the external bus enter the floating state.

The hold state can be terminated by setting pin $\overline{\text{HOLD}}$'s level to "H" again. When "H" level is input to pin $\overline{\text{HOLD}}$, this signal is accepted at the falling edge of clock ϕ 1. When "H" level which was input to pin $\overline{\text{HOLD}}$ is accepted, pin $\overline{\text{HLDA}}$'s level goes from "L" to "H." And then, the hold state is terminated after one cycle of clock ϕ 1 has passed.

Figures 12.4.2 to 12.4.6 show the timing when the hold state is accepted and terminated.

* In the ready state, determination of pin HOLD's input level is not performed.




Fig.12.4.1 Determination when word data which starts from odd address is accessed by the two bus cycles

12.4 Hold function

<<When "L" level is input to pin HOLD while bus is not in use>>

● State when "L" level is input to pin HOLD

External data bus	Data length	External data bus width	Software wait
Not in use	8	8, 16	No wait,
1101111 400	16	8, 16	Wait 1, Wait 0

Note: The same operation is performed independent of the software wait (no wait, wait 0, or wait 1). This diagram shows the operation when no wait is selected.




Fig. 12.4.2 Timing when hold state is accepted and terminated (1)




Fig. 12.4.3 Timing when hold state is accepted and terminated (2)




Fig. 12.4.4 Timing when hold state is accepted and terminated (3)




Fig. 12.4.5 Timing when hold state is accepted and terminated (4)




Fig. 12.4.6 Timing when hold state is accepted and terminated (5)

MEMO



CHAPTER 13 RESET

13.1 Hardware reset

13.2 Software reset

RESET

13.1 Hardware reset

Concerning chapter "RESET," the 7735 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "13.1 Hardware reset"

The following section of the 7735 Group is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "13.2 Software reset" (page 13-12 in part 1)

13.1 Hardware reset

Concerning section "13.1 Hardware reset," the 7735 Group differs from the 7733 Group in the following:

- "Table 13.1.1 Pin state while pin RESET is at "L" level"
- "Figure 13.1.6 State of SFR area and internal RAM area immediately after reset (4)"

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "13.1 Hardware reset" (page 13-2 in part 1)

Table 13.1.1 Pin state while pin RESET is at "L" level

	Pin CNVss's level	Pin (Port) name	Pin state
Mask ROM version	Vss or Vcc	P0 to P8	Floating
		Ē/RDĒ	"H" level is output.
Built-in PROM	Vss	P0 to P8	Floating
version		E/RDE	"H" level is output.
	Vcc	P0, P1, P3 to P8	Floating
		P2	•Floating when "H" level is applied
			to both or one of pins P51 and P52
			•"H" or "L" level is output when
	2		"L" level is applied to both of pins
			P51 and P52.
		E/RDE	"H" level is output.
External ROM	Vcc	Ao/Do to A7/D7,	"H" or "L" level is output.
version		A8/D8 to A15/D15, A16, A17	
		CS ₀ to CS ₄ , WEL,	"H" level is output.
		WEH, HLDA, E/RDE	
		ALE	"L" level is output.
		φ 1	φ ₁ (operating) is output.
		HOLD, RDY,	Floating
		P43 to P47, P5 to P8	

Figure 13.1.6 for the 7735 Group differs from that for the 7733 Group only in *3.




Fig. 13.1.6 State of SFR area and internal RAM area immediately after reset (4)

MEMO



CHAPTER 14 CLOCK GENERATING CIRCUIT

- 14.1 Overview
- 14.2 Oscillation circuit example
- 14.3 Clock control

CLOCK GENERATING CIRCUIT

14.3 Clock control

Concerning chapter "14. CLOCK GENERATING CIRCUIT," the 7735 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "14.3 Clock control"

The following sections are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "14.1 Overview" (page 14-2 in part 1)
- "14.2 Oscillation circuit example" (page 14-3 in part 1)

14.3 Clock control

Concerning section "14.3 Clock control," the 7735 Group differs from the 7733 Group in the following:

• Figures 14.3.3 and 14.3.4

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "14.3 Clock control" (page 14-5 in part 1)



CLOCK GENERATING CIRCUIT

14.3 Clock control

In the M37735MHBXXXFP, set bit 3 of the oscillation circuit control register 1 to "0."




Fig. 14.3.3 Structure of oscillation circuit control register 1




Fig. 14.3.4 Procedure for writing data to oscillation circuit control register 1

MEMO



CHAPTER 15

ELECTRICAL CHARACTERISTICS

- 15.1 Absolute maximum ratings
- 15.2 Recommended operating conditions
- 15.3 Electrical characteristics
- 15.4 A-D converter characteristics
- 15.5 Internal peripheral devices
- 15.6 Ready and Hold
- 15.7 Single-chip mode
- 15.8 Memory expansion mode and Microprocessor mode : with no wait
- 15.9 Memory expansion mode and Microprocessor mode: with wait 1
- 15.10 Memory expansion mode and Microprocessor mode: with wait 0
- 15.11 Measuring circuit for ports P0 to P8 and pins ϕ_1 and \overline{E}

Electrical characteristics of the M37735MHBXXXFP are described in this chapter. For the low voltage version, refer to section "18.4 Electrical characteristics."

Concerning chapter "15. ELECTRICAL CHARACTERISTICS," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "15.6 Ready and Hold"
- "15.8 Memory expansion mode and Microprocessor mode: with no wait"
- "15.9 Memory expansion mode and Microprocessor mode: with wait 1"
- "15.10 Memory expansion mode and Microprocessor mode : with wait 0"

The following sections are the same as those of the 7733 Group. Therefore, refer to part 1:

- "15.1 Absolute maximum ratings" (page 15-2 in part 1)
- "15.2 Recommended operating conditions" (page 15-3 in part 1)
- "15.3 Electrical characteristics" (page 15-4 in part 1)
- "15.4 A-D converter characteristics" (page 15-5 in part 1)
- "15.5 Internal peripheral devices" (page 15-6 in part 1)
- "15.7 Single-chip mode" (page 15-13 in part 1)
- "15.11 Measuring circuit for ports P0 to P8 and pins ϕ 1 and \bar{E} " (page 15-21 in part 1)

15.6 Ready and Hold

15.6 Ready and Hold

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
		Min.	Max.	Offic
tsu(RDY−φ₁)	RDY input setup time	55		ns
tsu(HOLD− <i>φ</i> ₁)	HOLD input setup time	55		ns
$\mathbf{t}_{h(\phi_1-RDY)}$	RDY input hold time	0		ns
$\mathbf{t}_{h(\phi_1 - HOLD)}$	HOLD input hold time	0		ns

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


Switching characteristics (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN})$ = 25 MHz, unless otherwise noted)

Symbol	Parameter	Conditions	Limits		Linit
	Faiametei	Conditions	Min.	Max.	Unit
$\mathbf{t}_{d(\phi_1 - HLDA)}$	HLDA output delay time	Fig. 15.11.1 in part 1		50	ns


15.6 Ready and Hold

Ready






With wait



Hold



Measuring conditions

• Vcc = 5 V ± 10 %

• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V

15.8 Memory expansion mode and Microprocessor mode: with no wait

15.8 Memory expansion mode and Microprocessor mode: with no wait

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter		Limits	
			Max.	Unit
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(D-RDE)	Data input setup time	32		ns
th(RDE-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

Cymahal	Parameter	Conditions	Data formula (Min.)	Limits		Linit
Symbol	Parameter	Conditions	Data formula (Min.)	Min.	Max.	Unit
td(CS-WE) td(CS-RDE)	Chip-select output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An–WE) td(An–RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
td(A-WE) td(A-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 18$	22		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 35$	5		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 15.11.1 in		4		ns
td(WE-DQ)	Data output delay time	part 1			45	ns
th(WE-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$	18		ns
tw(WE)	WEL, WEH pulse width		$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 30$	50		ns
tpxz(RDE-DZ)	Floating start delay time				5	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$	20		ns
tw(RDE)	RDE pulse width		$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 32$	48		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	10		ns
th(\$\phi\$1-RSMP)	RSMP hold time			0		ns
$\mathbf{t}_{d(WE-\phi 1)}$ $\mathbf{t}_{d(RDE-\phi 1)}$	φ1 output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: $f(f_2)$ represents the clock f_2 frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.8 Memory expansion mode and Microprocessor mode: with no wait

Memory expansion mode and Microprocessor mode :

With no wait (Wait bit = "1")



 $\label{eq:measuring} \text{Measuring conditions } (\overline{CS_0} - \overline{CS_4}, \ A_0/D_0 - A_{15}/D_{15}, \ A_{16}, \ A_{17},$

ALE, WEL, WEH, RDE, RSMP)

•Vcc = 5 V ± 10 %

 \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : $V \perp = 0.8 \text{ V}, V \mid H = 2.5 \text{ V}$

Measuring conditions (Ports P4-P8)

•Vcc = 5 V ± 10 %

•Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

15.9 Memory expansion mode and Microprocessor mode: with wait 1

15.9 Memory expansion mode and Microprocessor mode: with wait 1

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Cymbol	Parameter	Limi	nits	1.1:4
Symbol	Farameter	Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
tw(L)	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(D-RDE)	Data input setup time	32		ns
th(RDE-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

The state of the				l in	nits	Т
Symbol	Parameter	Conditions	Data formula (Min.)	Min.	Max.	Unit
td(CS-WE) td(CS-RDE)	Chip-select output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time		,	4		ns
td(An-WE) td(An-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
td(A-WE) td(A-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 28$	12		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 18$	22		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 35$	5		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 15.11.1 in		4		ns
td(WE-DQ)	Data output delay time	part 1			45	ns
th(WE-DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$	18		ns
tw(WE)	WEL, WEH pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 30$	130		ns
tpxz(RDE-DZ)	Floating start delay time				5	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$	20		ns
tw(RDE)	RDE pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 32$	128		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	10		ns
th(φ1-RSMP)	RSMP hold time			0		ns
td(WE-φ1) td(RDE-φ1)	φ ₁ output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: f(f₂) represents the clock f₂ frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.9 Memory expansion mode and Microprocessor mode: with wait 1

Memory expansion mode and Microprocessor mode :

When external memory area is accessed With wait 1 (Wait bit = "0" and Wait selection bit = "1")



Measuring conditions (CS0-CS4, Ao/Do-A15/D15, A16, A17,

ALE, WEL, WEH, RDE, RSMP)

•Vcc = 5 V ± 10 %

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

•Data input : $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.5 \text{ V}$

Measuring conditions (Port P4-P8)

•Vcc = 5 V ± 10 %

•Input timing voltage : $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

15.10 Memory expansion mode and Microprocessor mode: with wait 0

15.10 Memory expansion mode and Microprocessor mode: with wait 0

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Cumbal	Parameter	Limits		l lmit
Symbol	Farameter	Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(D-RDE)	Data input setup time	32		ns
th(RDE-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics ($Vcc = 5 \text{ V} \pm 10 \text{ \%}$, Vss = 0 V, $Ta = -20 \text{ to } 85 ^{\circ}\text{C}$, $f(X_{IN}) = 25 \text{ MHz}$ (Note 1), unless otherwise noted)

Cumbal	Parameter	Conditions	Data formula (Min.)	Lin	nits	Linit
Symbol	Farameter	Conditions	Data formula (Min.)	Min.	Max.	Unit
td(CS-WE) td(CS-RDE)	Chip-select output delay time	4	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$	87		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An–WE) td(An–RDE)	Address output delay time		$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 33$	87		ns
td(A–WE) td(A–RDE)	Address output delay time		$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 45$	75		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 22$	18		ns
tw(ALE)	ALE pulse width	Or.	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 23$	57		ns
tsu(A-ALE)	Address output setup time		$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$	45		ns
th(ALE-A)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 25$	15		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 15.11.1 in	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	10		ns
td(WE-DQ)	Data output delay time	part 1			45	ns
th(WE-DQ)	Data hold time		1 X 10 ⁹ - 22 2• f(f ₂) - 22	18		ns
tw(WE)	WEL, WEH pulse width		4 × 10 ⁹ − 30	130		ns
tpxz(RDE-DZ)	Floating start delay time				5	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 20$	20		ns
tw(RDE)	RDE pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 32$	128		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	10		ns
td(φ1−RSMP)	RSMP hold time			0		ns
t d(WE-φ 1) t d(RDE-φ 1)	φ ₁ output delay time			0	18	ns

Notes 1: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.


2: f(f2) represents the clock f2 frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1.

15.10 Memory expansion mode and Microprocessor mode: with wait 0

Memory expansion mode and Microprocessor mode :

When external memory area is accessed with wait 0 (Wait bit = "0" and Wait selection bit = "0")



Measuring conditions ($\overline{CS_0}$ – $\overline{CS_4}$, A₀/D₀–A₁₅/D₁₅, A₁₆, A₁₇, ALE, WEL, WEH, RDE, RSMP)

•Vcc = 5 V ± 10 %

•Output timing voltage : Vol = 0.8 V, Voh = 2.0 V

•Data input : VIL = 0.8 V, VIH = 2.5 V

Measuring conditions (Ports P4-P8)

•Vcc = 5 V ± 10 %

•Input timing voltage: V_{IL} = 1.0 V, V_{IH} = 4.0 V •Output timing voltage: V_{OL} = 0.8 V, V_{OH} = 2.0 V

CHAPTER 16 STANDARD CHARACTERISTICS

16.1 Standard characteristics

STANDARD CHARACTERISTICS

Concerning chapter "16. STANDARD CHARACTERISTICS," the 7735 Group is the same as the 7733 Group. Therefore, for this chapter, refer to part 1:

• "16 STANDARD CHARACTERISTICS" (part 1)



CHAPTER 17 APPLICATIONS

- 17.1 Memory expansion
- 17.2 Serial I/O
- 17.3 Watchdog timer
- 17.4 Power saving
- 17.5 Timer B

17.1 Memory expansion

Concerning chapter "17. APPLICATIONS," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "17.1 Memory expansion"
- "17.4 Power saving"

The following sections of the 7735 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "17.2 Serial I/O" (page 17-28 in part 1)
- "17.3 Watchdog timer" (page 17-41 in part 1)
- "17.5 Timer B" (page 17-54 in part 1)

17.1 Memory expansion

Memory • I/O expansion examples of the M37735MHBXXXFP are described below.

- For functions and operations of pins used in memory I/O expansion, refer to chapter "12. CONNECTING EXTERNAL DEVICES."
- For timing characteristics, refer to chapter "15. ELECTRICAL CHARACTERISTICS."

17.1.1 Memory expansion model

Memory expansion to the external is available in the memory expansion or microprocessor mode. In the M37735MHBXXXFP, the desired memory expansion model can be selected from two models listed in Table 17.1.1. This selection depends on the level of the external data bus width selection signal (BYTE).


(1) 8-bit external data bus model

The external data bus is 8 bits wide and the accessible area can be expanded up to 1 Mbytes. The low-order 8 bits of the external address bus (A7 to A0) are multiplexed with the external data bus. Therefore, one 8-bit address latch is necessary in order to latch A7 to A0.

(2) 16-bit external data bus model

The external data bus is 16 bits wide and the accessible area can be expanded up to 1 Mbytes. The low-order 16 bits of the external address bus (A₁₅ to A₀) are multiplexed with the external data bus. Therefore, two 8-bit address latches are necessary in order to latch A₇ to A₀ and A₁₅ to A₈.

Table 17.1.1 Memory expansion models



- * For functions and operations of pins used in memory expansion, refer to chapter "12. CONNECTING EXTERNAL DEVICES." For timing characteristics, refer to chapter "15. ELECTRICAL CHARACTERISTICS."
- * In memory expansion, the address bus can be expanded up to 18 bits wide. Accordingly, be sure to strengthen the 7735 Group's Vss line on the system. (Refer to section "Appendix 8. Countermeasure examples against noise.")

17.1 Memory expansion

17.1.2 Calculation ways for timing

When expanding memory, use a memory of which specifications satisfy the following timing requirements: address access time (ta(AD)) and data setup time for writing data (tsu(D)). Calculation ways for ta(AD) and tsu(D) are described below.

① Address access time of external memory [ta(AD)]

```
ta(AD) = td(A-RDE) + tw(RDE) - tsu(D-RDE)
- (address decode time*1 + address latch delay time*2)
```

address decode time*1: time necessary for validating a chip select signal after an address is decoded address latch delay time*2: delay time necessary for latching an address

② Data setup time of external memory for writing data [tsu(D)]

tsu(D) = tw(WE) - td(WE-DQ)

Table 17.1.2 lists the calculation formulas and constants for each parameter in the above formulas. Figure 17.1.1 shows bus timing diagrams.

Table 17.1.2 Calculation formulas and constants for each parameter (Unit: ns)

Software wait	No wait	Wait 1	Wait 0		
Wait bit	1	0 0			
Wait selection bit	0 or 1	1	0		
td(A-RDE)		$\frac{1 \times 10^9}{2 \cdot f(f2)} - 28 \qquad \frac{3 \times 10^9}{2 \cdot f(f2)} - 4$			
tw(RDE)	$\frac{2 \times 10^9}{2 \cdot f(f2)} - 32 \qquad \frac{4 \times 10^9}{2 \cdot f(f2)} - 30$				
tw(WE)	$\frac{2 \times 10^9}{2 \cdot f(f2)} - 30 \qquad \frac{4 \times 10^9}{2 \cdot f(f2)} - 30$				
tsu(D-RDE)	32				
td(WE-DQ)		45			

Wait bit: Bit 2 at address 5E₁₆

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."




Fig. 17.1.1 Bus timing diagrams

17.1 Memory expansion

Figure 17.1.2 shows the relationship between ta(AD), tsu(D) and the system clock frequency. For ta(AD) in Figure 17.1.2, an address decode time and an address latch delay time are not considered. The actual ta(AD) is a value obtained by subtracting the above times from the value shown in Fig.17.1.2.




Fig. 17.1.2 Relationship between ta(AD), tsu(D) and f(XIN)

17.1.3 Points in memory expansion

(1) Timing for reading data

Figure 17.1.3 shows the timing at which data is read from an external memory.

When data is read, the external data bus enters a floating state and reads data from an external memory. The floating state of the external data bus is retained from when an interval of $t_{pxz(RDE-DZ)}$ has passed after signal \overline{RDE} 's falling edge until an interval of $t_{pxz(RDE-DZ)}$ has passed after signal \overline{RDE} 's rising edge. $t_{pxz(RDE-DZ)}$ is a constant which is independent of f(XIN); $t_{pzx(RDE-DZ)}$ is a constant which is dependent on f(XIN). Table 17.1.3 lists the value of $t_{pxz(RDE-DZ)}$ and the calculation formula for $t_{pzx(RDE-DZ)}$.

Note that the external data bus is multiplexed with the external address bus. Therefore, when reading data, it is necessary to consider timing to avoid collision between data being read-in and an address which is output preceding or following the data. (Refer to "(3) Precautions on memory expansion.")




Fig. 17.1.3 Timing at which data is read from external memory

17.1 Memory expansion

Table 17.1.3 Value of tpxz(RDE-DZ) and calculation formula for tpzx(RDE-DZ) (Unit: ns)

Software wait	No wait Wait 1		Wait 0		
Wait bit	1	0	0		
Wait selection bit	0 or 1	1	0		
tpxz(RDE-DZ)	5				
tpzx(RDE-DZ)	$\frac{1 \times 10^9}{2 \cdot f(f2)} - 20$				
	2•f(f2)				

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."



(2) Timing for writing data

Figure 17.1.4 shows the timing for writing data to an external memory.

When data is written, the data is output from when an interval of td(WE-DQ) has passed after signal $\overline{WEL/WEH}$'s falling edge until an interval of th(WE-DQ) has passed after signal $\overline{WEL/WEH}$'s rising edge. td(WE-DQ) is a constant which is independent of f(XIN); th(WE-DQ) is a constant which is dependent on f(XIN). Table 17.1.4 lists the value of td(WE-DQ) and the calculation formula for th(WE-DQ).

Make sure that the data output timing for writing data satisfies the following specifications of the external memory: data setup time (tsu(D)) and data hold time (th(D)) for writing data.




Fig. 17.1.4 Timing at which data is written to external memory

Table 17.1.4 Value of td(WE-DQ) and calculation formula for th(WE-DQ) (Unit: ns)

			•		
Software wait	No wait	Wait 1	Wait 0		
Wait bit	1	0	0		
Wait selection bit	0 or 1	1	0		
td(WE-DQ)	45				
th(WE-DQ)	$\frac{1 \times 10^9}{2 \cdot f(f2)} - 22$				

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: The above is applied when the system clock selection bit (bit 3 at address 6C16) = "0."

17.1 Memory expansion

(3) Precautions on memory expansion

When specifications of the 7735 Group do not match those of an external memory as described in the following ① to ③, some considerations about the circuit are necessary:

- ① When using an external memory which requires a long address access time (ta(AD))
- ② When using an external memory which outputs data within an interval of tpxz(RDE-DZ) after signal RDE's falling edge
- When using an external memory which outputs data for more than an interval of tpzx(RDE-DZ) after signal RDE's rising edge

When using an external memory which requires a long address access time (ta(AD))

When an external memory requires a long address access time (ta(AD)) which does not satisfy the 7735 Group's tsu(D-RDE), try to lower f(XIN) or extend a bus cycle by inserting a wait. There are two methods for insertion of a wait: the software wait and the ready function. For the software wait, refer to section "12.2 Software wait"; for the ready function, refer to section "12.3 Ready function."

- Wait 1 (Software wait)
 Insert a wait equivalent to one cycle of clock φ1 while signal RDE/WEL/WEH is at "L"-level.
- Wait 0 (Software wait)
 Insert a wait equivalent to one cycle of clock φ1 while signal RDE/WEL/WEH is at "H"- and "L"-levels.
- Ready function
 Insert a wait in an arbitrary duration.

Figure 17.1.5 shows a ready generating circuit example (with no wait). In Figure 17.1.5, when f(XIN) > 20.7 MHz, the setup time for the \overline{RDY} input $(tsu(RDY-\phi_1))$ is insufficient. In this case, refer to the ready generating circuit example (with wait 1) shown in Figure 17.1.6. In Figure 17.1.6, $tsu(RDY-\phi_1)$ is satisfied when $f(XIN) \le 25$ MHz. Note that a wait generated by the ready function is also valid for the access to the internal area. Therefore, in Figures 17.1.5 and 17.1.6, areas where the wait is inserted are specified by using signals \overline{RSMP} and CSo.

For circuits where the software wait is used, refer to Figures 17.1.2 to 17.1.5.




Fig. 17.1.5 Ready generating circuit example (with no wait)

17.1 Memory expansion




Fig. 17.1.6 Ready generating circuit example (with wait 1)

17.1 Memory expansion

When using an external memory which outputs data within an interval of tpxz(RDE-DZ) after signal RDE's falling edge

When there is a possibility that the tail of an address collides with the head of data because the external memory outputs data within an interval of $t_{PXZ(RDE-DZ)}$ after signal \overline{RDE} 's falling edge, delay only the signal \overline{RDE} 's front falling edge and realize the relationship of $t_{PXZ(RDE-DZ)}$ -d < $t_{en(OE)}$. In this case, the falling edge of the read signal $\overline{(OE)}$ for the memory, which is generated from signal \overline{RDE} , is delayed. (Refer to **Figure 17.1.7.**)




Fig. 17.1.7 Timing example when data output is delayed

17.1 Memory expansion

When using an external memory which outputs data for more than an interval of tpzx(RDE-DZ) after signal RDE's rising edge

When there is a possibility that the tail of data collides with the head of an address because the external memory outputs the data for more than an interval of $t_{pzx(RDE-DZ)}$ after signal \overline{RDE} 's rising edge, try to carry out the following:

- By using bus buffers and others, delete the tail of data which is output from the memory.
- Use a memory which is made by MITSUBISHI ELECTRIC CORPORATION and can be connected without bus buffers.

Figures 17.1.8 to 17.1.11 show bus buffer usage examples and the corresponding timing diagrams. Table 17.1.5 lists memories which can be connected without bus buffers (made by MITSUBISHI ELECTRIC CORPORATION). The reason why these memories do not need buffers is that timing parameters tDF or tdis(OE) is guaranteed. (Make sure that the read signal rises within 5 ns after signal RDE's rising edge.)

Table 17.1.5 Memories which can be connected without bus buffers (made by MITSUBISHI ELECTRIC CORPORATION)

Memory	Туре	tDF/tdis(OE) (Max.)	Usage condition
One time PROM	M5M27C256AK-85, -10, -12, -15 M5M27C512AK-10, -12, -15 M5M27C100K-12, -15 M5M27C101K-12, -15 M5M27C102K-12, -15 M5M27C201K, JK-10, -12, -15 M5M27C202K, JK-10, -12, -15 M5M27C256AP, FP, VP, RV-12, -15 M5M27C512AP, FP-15 M5M27C100P-15 M5M27C101P, FP, J, VP, RV-15 M5M27C102P, FP, J, VP, RV-15	15 ns (When guaranteed as kit) (Note)	2 • f(f2) ≤ 20 MHz
Frash memory SRAM	M5M27C201P, FP, J, VP, RV-12, -15 M5M27C202P, FP, J, VP, RV-12, -15 M5M28F101P, FP, J, VP, RV-10, -12, -15 M5M28F102FP, J, VP, RV-10, -12, -15 M5M5256CP, FP, KP, VP, RV-55LL, -55XL, -70LL, -70XL, -85LL, -85XL, -10LL, -10XL		
	M5M5278CP, FP, J-20, -20L	8 ns	2 • f(f ₂) ≤ 25 MHz
	M5M5278CP, FP, J-25, -25L	10 ns	
	M5M5278DP, J-12	6 ns	
	M5M5278DP, FP, J-15, -15L	7 ns	
	M5M5278DP, FP, J-20, -20L	8 ns	

Note: Specifications of the above memories are available if a comment "tDF/tdis = 15 ns, microcomputer and kit" is added.




Fig. 17.1.8 Bus buffer usage example (1)

17.1 Memory expansion




Fig. 17.1.9 Timing diagram for bus buffer usage example (1)




Fig. 17.1.10 Bus buffer usage example (2) (when a memory which requires a long data hold time for writing is connected)

17.1 Memory expansion




Fig. 17.1.11 Timing diagram for bus buffer usage example (2)

17.1.4 Memory expansion example

Figure 17.1.12 shows a memory expansion example (with one 128-Kbyte ROM and two 32-Kbyte SRAMs, microprocessor mode). Figure 17.1.13 shows the corresponding timing diagram.




Fig. 17.1.12 ROM and SRAM expansion example

17.1 Memory expansion




Fig. 17.1.13 Timing diagram for ROM and SRAM expansion example

17.1.5 I/O expansion example

I/O expansion is realized with the memory-mapped method. The method and points in I/O expansion are the same as those in memory expansion.

Figure 17.1.15 shows a port expansion example using the M5M81C55P-2. In this example, the M5M81C55P-2 is connected to the external data bus and programmable I/O ports expand by 22 bits. A reset signal for an external device is supplied from port P43 and IO/\overline{M} is supplied from port P44.

Note that, when f(XIN) > 10 MHz, bus buffer ALS245A or others is necessary.




Fig. 17.1.14 Port expansion example where M5M81C55P-2 is used

17.4 Power saving

Concerning section "17.4 Power saving," the 7735 Group differs from the 7733 Group in the following:

- Bit 3 of the oscillation circuit control register 1 (address 6F16) must be fixed to "0."
- External bus pins' functions for ports P0 to P3

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "17.4 Power saving" (page 17-44 in part 1)



CHAPTER 18

LOW VOLTAGE VERSION

- 18.1 Performance overview
- 18.2 Pin configuration
- 18.3 Functional description
- 18.4 Electrical characteristics
- 18.5 Standard characteristics
- 18.6 Applications

18.1 Performance overview

Concerning chapter "18. LOW VOLTAGE VERSION," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "18.1 Performance overview"
- "18.2 Pin configuration"
- "18.3 Functional description"
- "18.4 Electrical characteristics"
- "18.6 Applications"

The following section is the same as that of the 7733 Group. Therefore, refer to part 1:

• "18.5 Standard characteristics" (page 18-27 in part 1)

18.1 Performance overview

Concerning section "18.1 Performance overview," the 7735 Group differs from the 7733 Group in the following:

• Description of the memory expansion in Table 18.1.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "18.1 Performance overview" (page 18-3 in part 1.)

Table 18.1.1 M37735MHLXXXHP performance overview

Items	Performance
Memory expansion	Possible (Maximum of 1 Mbytes)

18.2 Pin configuration

Figure 18.2.1 shows the M37735MHLXXXHP pin configuration.




Fig. 18.2.1 M37735MHLXXXHP pin configuration (Top view)

18.3 Functional description

18.3 Functional description

The M37735MHLXXXHP has the same functions as the M37735MHBXXXFP except for the power-on reset conditions. For power-on reset conditions, refer to section "18.3.1 Power-on reset conditions" in part 1.

For the other functions, refer to the following:

- PART 1, 7733 GROUP
 - "4. INTERRUPTS"
 - "5. KEY INPUT INTERRUPT FUNCTION"
 - "6. TIMER A"
 - "7. TIMER B"
 - "8. SERIAL I/O"
 - "9. A-D CONVERTER"
- PART 2. 7735 GROUP
 - "2. CENTRAL PROCESSING UNIT (CPU)"
 - "3. PROGRAMMABLE I/O PORTS"
 - "10. WATCHDOG TIMER"
 - "11. STOP AND WAIT MODES"
 - "12. CONNECTING EXTERNAL DEVICES"
 - "13. RESET"
 - "14. CLOCK GENERATING CIRCUIT"

18.4 Electrical characteristics

18.4 Electrical characteristics

Concerning section "18.4 Electrical characteristic," the 7735 Group differs from the 7733 Group in the following sections:

- "18.4.6 Ready and Hold"
- "18.4.8 Memory expansion mode and Microprocessor mode: with no wait"
- "18.4.9 Memory expansion mode and Microprocessor mode: with wait 1"
- "18.4.10 Memory expansion mode and Microprocessor mode : with wait 0"

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "18.4 Electrical characteristics" (page 18-7 in part 1)

18.4.6 Ready and Hold

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, $Ta = -40 \text{ to } 85 ^{\circ}\text{C}$, f(XIN) = 12 MHz (**Note**), unless otherwise noted) * The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Limits		Unit
Symbol	i arameter	Min.	Max.	O I III
$\mathbf{t}_{su(RDY-\phi_1)}$	RDY input setup time	80		ns
tsu(HOLD−φ₁)	HOLD input setup time	80		ns
th(∅1−RDY)	RDY input hold time	0		ns
th(∅1−HOLD)	HOLD input hold time	0		ns


Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, $Ta = -40 \text{ to } 85 ^{\circ}\text{C}$, f(XIN) = 12 MHz, unless otherwise noted)


Symbol	Parameter		D .	Conditions	Limits		Unit
Symbol	Faranielei			Conditions	Min.	Max.	Offic
\mathbf{t} d(ϕ_1 –HLDA)	HLDA output delay time	- Hilliam		Fig. 18.4.1		120	ns

18.4 Electrical characteristics


Ready



With wait



Hold



Measuring conditions

• Vcc = 2.7 to 5.5 V

• Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}$, $V_{IH} = 0.8 \text{ Vcc}$ • Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

18.4 Electrical characteristics

18.4.8 Memory expansion mode and Microprocessor mode: with no wait

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Lin	nits	1.1.4.4
Symbol	raidilletei	Min.	Max.	Unit
t _c	External clock input cycle time (Note 2)	83		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
tr	External clock rise time		15	ns
t f	External clock fall time		15	ns
$t_{\text{su}(D-RDE)}$	Data input setup time	80		ns
th(RDE-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz, unless otherwise noted)

Symbol	Parameter	Conditions	Data formula (Min.)	Limits		I linit
				Min.	Max.	Unit
td(CS-WE) td(CS-RDE)	Chip-select output delay time	4	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An-WE) td(An-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
td(A-WE) td(A-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$	10		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 18.4.1		4		ns
td(WE-DQ)	Data output delay time				90	ns
th(WE-DQ)	Data hold time		1 X 10 ⁹ - 43	40		ns
tw(WE)	WEL, WEH pulse width		$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$	131		ns
t _{pxz(RDE-DZ)}	Floating start delay time				10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	53		ns
tw(RDE)	RDE pulse width		$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 38$	128		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$	25		ns
th(φ1-RSMP)	RSMP hold time			0		ns
td(WE-φ1) td(RDE-φ1)	φ ₁ output delay time			0	30	ns
t d(φ1−HLDA)	HLDA output delay time				120	ns


Note: $f(f_2)$ represents the clock f_2 frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1 in part 1.

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode:

With no wait (Wait bit = "1")



Measuring conditions (CS₀–CS₄, A₀/D₀–A₁₅/D₁₅, A₁₆, A₁₇, ALE, WEL, WEH, RDE, RSMP)

•Vcc = 2.7-5.5 V

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

•Data input : $V \parallel L = 0.16 \text{ Vcc}$, $V \parallel H = 0.5 \text{ Vcc}$

Measuring conditions (Ports P4-P8)

•Vcc = 2.7-5.5 V

•Input timing voltage : V_{IL} = 0.2 Vcc, V_{IH} = 0.8 Vcc

 \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

18.4 Electrical characteristics

18.4.9 Memory expansion mode and Microprocessor mode: with wait 1

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Cumbal	Parameter -		Limits		
Symbol			Max.	Unit	
tc	External clock input cycle time (Note 2)	83		ns	
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns	
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns	
tr	External clock rise time		15	ns	
tf	External clock fall time		15	ns	
tsu(D-RDE)	Data input setup time	80		ns	
th(RDE-D)	Data input hold time	0		ns	

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.

Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz, unless otherwise noted)

Symbol	Parameter	Conditions	Data formula (Min.)	Lin	nits	Unit
	Farameter	Ooriditions	Data formula (Min.)	Min.	Max.	Offic
td(CS-WE) td(CS-RDE)	Chip-select output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An-WE) td(An-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
td(A-WE) td(A-RDE)	Address output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$	20		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
tw(ALE)	ALE pulse width		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
tsu(A-ALE)	Address output setup time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$	10		ns
th(ALE-A)	Address hold time			9		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 18.4.1		4		ns
td(WE-DQ)	Data output delay time				90	ns
th(WE-DQ)	Data hold time		1 X 10 ⁹ 2•f(f ₂) - 43	40		ns
tw(WE)	WEL, WEH pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 35$	298		ns
tpxz(RDE-DZ)	Floating start delay time				10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f2)} - 30$	53		ns
tw(RDE)	RDE pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 38$	295		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$	25		ns
th(\$\phi\$1-RSMP)	RSMP hold time			0		ns
td(WE-φ 1) td(RDE-φ 1)	ϕ 1 output delay time			0	30	ns
td(φ1−HLDA)	HLDA output delay time				120	ns


Note: $f(f_2)$ represents the clock f_2 frequency.

For the relationship with the main clock and sub clock, refer to Table 14.3.1 in part 1.

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode:

When external memory area is accessed with wait 1 (Wait bit = "0" and Wait selection bit = "1")



Measuring conditions ($\overline{CS_0}$ – $\overline{CS_4}$, A_0/D_0 – A_{15}/D_{15} , A_{16} , A_{17} , ALE, WEL, WEH, RDE, RSMP)

•Vcc = 2.7-5.5 V

•Output timing voltage: VoL = 0.8 V, VoH = 2.0 V

•Data input : V IL = 0.16 Vcc, VIH = 0.5 Vcc

Measuring conditions (Ports P4-P8)

-Vcc = 2.7-5.5 V

•Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}$, $V_{IH} = 0.8 \text{ Vcc}$

•Output timing voltage: Vol = 0.8 V, VoH = 2.0 V

18.4 Electrical characteristics

18.4.10 Memory expansion mode and Microprocessor mode: with wait 0

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Lin	nits	1.1:4
Symbol	Farameter	Min.	Max.	Unit
tc	External clock input cycle time (Note 2)	83		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns
tsu(D-RDE)	Data input setup time	80		ns
th(RDE-D)	Data input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.


Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz, unless otherwise noted)

O: male al	Parameter	Conditions	Data farmula (Min)	Limits		Linit
Symbol	-,		Data formula (Min.)	Min.	Max.	Unit
td(CS-WE)	Chip-select output delay time		$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$	182		ns
th(WE-CS) th(RDE-CS)	Chip-select hold time			4		ns
td(An-WE) td(An-RDE)	Address output delay time		$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$	182		ns
td(A-WE) td(A-RDE)	Address output delay time		$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 88$	162		ns
th(WE-An) th(RDE-An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f2)} - 43$	40		ns
tw(ALE)	ALE pulse width	Ch.	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$	123		ns
tsu(A-ALE)	Address output setup time		$\frac{2 \times 10^9}{2 \cdot f(f2)} - 73$	93		ns
th(ALE-A)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
td(ALE-WE) td(ALE-RDE)	ALE output delay time	Fig. 18.4.1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$	40		ns
td(WE-DQ)	Data output delay time				90	ns
th(WE-DQ)	Data hold time		1 X 10 ⁹ 2• f(f ₂) - 43	40		ns
tw(WE)	WEL, WEH pulse width		4 X 10 ⁹ 2• f(f ₂) - 35	298		ns
t _{pxz(RDE-DZ)}	Floating start delay time		. ,		10	ns
tpzx(RDE-DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	53		ns
tw(RDE)	RDE pulse width		$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 38$	295		ns
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$	25		ns
th(φ1-RSMP)	RSMP hold time		, ,	0		ns
t _d (WE-φ1) t _d (RDE-φ1)	φ1 output delay time			0	30	ns
th(\$\phi\$ 1-HLDA)	HLDA output delay time				120	ns

18.4 Electrical characteristics

Memory expansion mode and Microprocessor mode :

When external memory area is accessed with wait 0 (Wait bit = "0" and Wait selection bit = "0")



Measuring conditions (CS₀–CS₄, A₀/D₀–A₁₅/D₁₅, A₁₆, A₁₇, ALE, WEL, WEH, RDE, RSMP)

•Vcc = 2.7-5.5 V

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

•Data input : VIL = 0.16 Vcc, VIH = 0.5 Vcc

Measuring conditions (Ports P4-P8)

•Vcc = 2.7-5.5 V

•Input timing voltage $: V_{IL} = 0.2 \text{ Vcc}, V_{IH} = 0.8 \text{ Vcc}$

•Output timing voltage : VoL = 0.8 V, VoH = 2.0 V

18.6 Applications

18.6 Applications

Some application examples of connecting external memorys for the low voltage version are described below. For the basic description of the memory expansion, refer to chapter "17. APPLICATIONS."

Applications shown here are just examples. Modify the desired application to suit the user's need and make sufficient evaluations before actually using it.

18.6.1 Memory expansion

The following items of the 7735 Group's low voltage version are the same as section "17.1 Memory expansion" in part 1, but a part of the caluculation way and constants for each parameter is different:

- Memory expansion model
- •Caluculation way for address access time of external memory
- •Bus timing
- Memory expansion way

① Address access time of external memory ta(AD)

```
ta(AD) = td(A-RDE) + tw(RDE) - tsu(D-RDE) - (address decode time*1 + address latch delay time*2)
```

address decode time*1 : time necessary for validating a chip select signal after an address is decoded address latch delay time*2 : time necessary for latching an address

②Data setup time of external memory for writing data tsu(D)

tsu(D) = tw(WE) - td(WE-DQ)

Table 18.6.1 lists the caluculation formulas and constants for each parameter of the low voltage version. Figure 18.6.1 shows the relationship between $t_{a(AD)}$ and $2 ext{-} f(f_2)$. Figure 18.6.2 shows the relationship between $t_{a(AD)}$ and $2 ext{-} f(f_2)$.

Table 18.6.1 Caluculation formulas and constants for each parameter (Unit: ns)

Software wait	No wait	Wait 1	Wait 0	
Wait bit	1	0	0	
Wait selection bit	0 or 1	1	0	
td(A-RDE)	1 x 1 2•f(f:	63	$\frac{3 \times 10^9}{2 \cdot f(f2)} - 88$	
tw(RDE)	$\frac{2 \times 10^9}{2 \cdot f(f2)} - 38$	$\frac{4 \times 10^9}{2^{\circ} f(f2)} - 38$		
tw(WE)	$\frac{2 \times 10^9}{2 \cdot f(f2)} - 35 \qquad \frac{4 \times 10^9}{2 \cdot f(f2)} - 35$		9 35	
tsu(D-RDE)	·	80		
td(WE-DQ)	90			

Wait bit: Bit 2 at address 5E16

Wait selection bit: Bit 0 at address 5F16

Note: This is applied to the case where the system clock selection bit (bit 3 at address 6C16) = "0."

18.6 Applications




Fig. 18.6.1 Relationship between ta(AD) and 2 • f(f2)




Fig. 18.6.2 Relationship between tsu(D) and 2•f(f2)

18.6 Applications

18.6.2 Memory expansion example

Figure 18.6.3 shows a memory expansion example and Figure 18.6.4 shows the corresponding timing diagram.

In this example, an Atmel company's EPROM (AT27LV256R) is used as the external ROM.




Fig. 18.6.3 Memory expansion example

18.6 Applications




Fig. 18.6.4 Timing diagram

18.6.3 Ready generating circuit example

When validating "wait" only for a certain area (for example, ROM area) in Figure 18.6.3, use the ready function.

Figure 18.6.5 shows a ready generating circuit example.




Fig. 18.6.5 Ready generating circuit example

MEMO



CHAPTER 19 BUILT-IN PROM VERSION

19.1 EPROM mode19.2 Usage precaution

BUILT-IN PROM VERSION

19.1 EPROM mode

Concerning chapter "19. BUILT-IN PROM VERSION," the 7735 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "19.1 EPROM mode"

The following section of the 7735 Group is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "19.2 Usage precaution" (page 19-10 in part 1)

19.1 EPROM mode

Concerning section "19.1 EPROM mode," the 7735 Group differs from the 7733 Group in the following:

- Figures 19.1.1 and 19.1.2
- Bit 3 of the oscillation circuit control register 1 (address 6F₁₆) is "1" at reset. After reset, this bit must be cleared to "0" in the single-chip mode. This writing must be performed with the procedure shown in Figure 14.3.4.

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "19.1 EPROM mode" (page 19-3 in part 1)

BUILT-IN PROM VERSION

19.1 EPROM mode




Fig. 19.1.1 Pin connections in EPROM mode (M37735EHBFP)

19.1 EPROM mode




Fig. 19.1.2 Pin connections in EPROM mode (M37735EHLHP)

CHAPTER 20 VIEDNAL DOM

EXTERNAL ROM VERSION

- 20.1 Performance overview
- 20.2 Pin configuration
- 20.3 Pin description
- 20.4 Block description
- 20.5 Memory allocation
- 20.6 Processor modes
- 20.7 Timer A
- 20.8 Reset
- 20.9 Electrical characteristics
- 20.10 Low voltage version

The external ROM version can operate only in the microprocessor mode.

Functions of the external ROM version differ from those of the mask ROM version in the following. Therefore, only the differences are described in this chapter:

- Memory allocation
- •Operation is available only in the microprocessor mode
- •ROM area change function is not available.
- •Timer A has the pulse output port mode.
- •Power source current and Current consumption

For the other functions, refer to the following:

- Chapters "4. INTERRUPTS" to "9. A-D CONVERTER" in part 1
- Chapter "2. CENTRAL PROCESSING UNIT (CPU)" in part 2
- Chapter "3. PROGRAMMABLE I/O PORT" in part 2
- Chapters "10. WATCHDOG TIMER" to "17. APPLICATIONS" in part 2
- * For product expansion information of the 7735 Group, contact the appropriate office, as listed in "CONTACT ADDRESSES FOR FURTHER INFORMATION."

20.1 Performance overview

20.1 Performance overview

Performance overview of the external ROM version differs from that of the mask ROM version in the following: memory size and current consumption. For the other items, refer to section "1.1 Performance overview" in part 2.

Table 20.1.1 lists the M37735S4BFP's performance overview.

Table 20.1.1 M37735S4BFP's performance overview

Items		Performance
Memory size	RAM	2048 bytes
Current consumption		57 mW (When f(XIN) = 25-MHz external square wave
		input, Vcc = 5 V, and the main clock is the system clock,
		Тур.)
		300 μ W (When f(XCIN) = 32 kHz, Vcc = 5 V, the sub
		clock is the system clock, and the main clock is stopped,
		Тур.)

20.2 Pin configuration

20.2 Pin configuration

Figure 20.2.1 shows the M37735S4BFP pin configuration.

Note: For the low voltage version, refer to section "20.10 Low voltage version."




Fig. 20.2.1 M37735S4BFP pin configuration (Top view)

20.3 Pin description

20.3 Pin description

Tables 20.3.1 and 20.3.2 list the pin description.

Table 20.3.1 Pin description (1)

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source input		To pin Vcc, apply 5 V±10% (When the main clock is
			the system clock) or 2.7 V to 5.5 V (When the sub
			clock is the system clock). To pin Vss, apply 0 V.
CNVss	CNVss	Input	Connect to pin Vcc.
RESET	Reset input	Input	The microcomputer is reset when "L" level is input to
			this pin.
XIN	Clock input	Input	Pins XIN and XOUT are the I/O pins of the clock
			generating circuit, respectively. Connect these pins via
Хоит	Clock output	Output	a ceramic resonator or a quartz-crystal oscillator. Wher
			an external clock is used, the clock should be input to
			pin XIN, and pin XOUT should be left open.
RDE	Read enable output	Output	This pin outputs read enable signal RDE. RDE's level
			is "L" in the data read period of the read cycle.
BYTE	External data bus width	Input	Input level to this pin determines whether the external
	selection input		data bus has a 16-bit width or an 8-bit width. A 16-bit
			width is selected when the level is "L," and an 8-bit
			width is selected when the level is "H."
AVcc	Analog power source	4	Power source input for the A-D converter. Connect to
	input		pin Vcc.
AVss			Power source input for the A-D converter. Connect to
		20	pin Vss.
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D
			converter.
CS ₀ (P0 ₀)-	Chip select output,	Output	These pins respectively output signals CS0-CS4, RSMP
CS4 (P04),			and high-order 2 bits (A16, A17) of address.
RSMP (P05),	Ready sampling output,		● Signals CS ₀ -CS ₄
A16 (P06),	Address (high-order)		These signals are the chip-select signals. When the microcomputer
A17 (P07)	output		accesses a certain area, the corresponding pin outputs "L" level.
			(Refer to Figure 12.1.3.)
			● Signal RSMP
			This signal is the ready sampling signal and is used
			to generate signal RDY for accessing the externa
			memory area.
A8/D8	Address (middle-order)	I/O	● When the external data bus width = 8 bits
(P10) -	output/Data I/O		(Pin BYTE is at "H" level)
A15/D15			Address's middle-order 8 bits (A8-A15) are output
(P17)			● When the external bus width = 16 bits
. ,			(Pin BYTE pin is at "L" level)
			Input/Output of data (D8–D15) and output of address's
			middle-order 8 bits (A8-A15) are performed with the
	1	1	, , , , , , , , , , , , , , , , , , , ,

20.3 Pin description

Table	20.3.2	Pin	descrip	otion	(2)
-------	--------	-----	---------	-------	-----

Pin	Name	Input/Output	Functions
Ao/Do (P20)	Address (low-order)	I/O	Input/Output of data (D0-D7) and output of address's
-A7/D7	output/Data (low-order)		low-order 8 bits (A0-A7) are performed with the time
(P27)	I/O		sharing system.
WEL (P30),	Write enable low output,	Output	These pins respectively output signals WEL, WEH, ALE,
WEH (P31),	Write enable high output,		and HLDA.
ALE (P32),	Address latch enable output,		● Signals WEL, WEH
HLDA (P33)	Hold acknowledge output		Signal WEL is the write enable low signal.
			Signal WEH is the write enable high signal.
			These signals' levels are "L" in the data write
			period of the write cycle. The operations of these
			signals depend on the level of pin BYTE. (Refer
			to Table 12.1.1.)
			Signal ALE
			This signal is used to separate the multiplexed signal which
			consists of an address and data to the address and data.
			● Signal HLDA
			This signal informs the external whether this
			microcomputer enters the Hold state or not.
			In Hold state, pin HLDA outputs "L" level.
HOLD,	Hold request input,	Input	The microcomputer is in Hold state while pin HOLD's
RDY,	Ready input,	Input	input level is "L" and is in Ready state while pin RDY's
ϕ 1(P42),	Clock output,	Output	input level is "L." The clock ϕ_1 output can be stopped
			by software. (Refer to chapter "14. CLOCK
		500	GENERATING CIRCUIT.")
P43-P47	I/O port P4	I/O	P43-P47 function as I/O ports with the same functions
			as port P5.
P50-P57	I/O port P5	I/O	P5 is a CMOS 8-bit I/O port and has an I/O direction
			register. Each pin can be programmed for input or output.
			It can be programmed as I/O pins for timers A0-A3,
			input pins (KI0-KI3) for the key input interrupt and output
			pins (RTP00–RTP13) for the pulse output.
P60-P67	I/O port P6	I/O	P6 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as I/O pins for timer A4,
			external interrupt input pins, and input pins for timers
			B0–B2. P67 also functions as an output pin for the sub
	1/0		clock (φSUB).
P70-P77	I/O port P7	I/O	P7 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as analog input pins for
			the A-D converter. P76 and P77 can be programmed
			as I/O pins (XCOUT, XCIN) for the sub-clock (32 kHz)
			oscillation circuit. When using P76 and P77 as pins XCOUT
			and XCIN, connect a quartz-crystal oscillator between
P80-P87	I/O port P8	I/O	them. P72–P75 also function as UART2's I/O pins.
1 00-1 07	,, 5 point 10	1/0	P8 is an 8-bit I/O port with the same function as port
			P5 and can be programmed as serial I/O's I/O pins.

20.4 Block description

Figure 20.4.1 shows the M37735S4BFP block diagram.




Fig.20.4.1 M37735S4BFP block diagram

20.5 Memory allocation

20.5 Memory allocation

The internal area's memory allocation is described below. For details, refer to section "2.4 Memory allocation" in part 1. For the external area, refer to section "20.6 Processor modes." Figure 20.5.1 shows the M37735S4BFP's memory map and Figure 20.5.2 shows the SFR area's memory map.



20.5 Memory allocation




Fig. 20.5.1 M37735S4BFP's memory map

20.5 Memory allocation

1 11 11 11 11 17		000040 000041	Count start flag
000001 000002	Port P0 register (Note 3)	000041	One-shot start flag
000002	Port P1 register (Note 3)	000042	One-shot start hag
000003	Port P0 direction register (Note 3)	000043	Up-down flag
000005	Port P1 direction register (Note 3)	000044	op down nag
000006	Port P2 register (Note 3)	000046	
000007	Port P3 register (Note 3)	000047	Timer A0 register
000007	Port P2 direction register (Note 3)	000047	
000009	Port P3 direction register (Note 3)	000049	Timer A1 register
00000A	Port P4 register (Note 3)	000045 00004A	
00000A	Port P5 register	00004A 00004B	Timer A2 register
00000D	Port P4 direction register (Note 3)	00004E	
00000D	Port P5 direction register	00004D	Timer A3 register
00000E	Port P6 register	00004B	
00000E	Port P7 register	00004E	Timer A4 register
000001	Port P6 direction register	000041	
000010	Port P7 direction register	000050	Timer B0 register
	Port P8 register	000051	
000012	FOIL FO TEGISTEI	000052	Timer B1 register
000013 000014	Port P8 direction register	000053	
000014	1 ort i o direction register	000054	Timer B2 register
		4	Timer A0 mode register
000016		000056	Ŭ .
000017		000057	Timer A1 mode register
000018		000058	Timer A2 mode register
000019		000059	Timer A3 mode register
00001A		00005A	Timer A4 mode register
00001B		00005B	Timer B0 mode register
00001C	Pulse output data register 1 (Note 1)	00005C	Timer B1 mode register
00001D	Pulse output data register 0 (Note 1)	00005D	Timer B2 mode register
00001E	A-D control register 0	00005E	Processor mode register 0
00001F	A-D control register 1	00005F	Processor mode register 1
000020	A-D register 0	000060	Watchdog timer register
000021	7. 5 register 6	000061	Watchdog timer frequency selection flag
000022	A-D register 1	000062	Waveform output mode register (Note 1)
000023	7 D Togister 1	000063	Reserved area (Notes 1, 2)
000024	A-D register 2	000064	UART2 transmit/receive mode register
000025	7 B Togister 2	000065	UART2 baud rate register (BRG2)
000026	A-D register 3	000066	UART2 transmission buffer register
000027	7 D Togister 0	000067	
000028	A-D register 4	000068	UART2 transmit/receive control register 0
000029	A D Tegister 4	000069	UART2 transmit/receive control register 1
00002A	A-D register 5	00006A	UART2 receive buffer register
00002B	A D register 5	00006B	o, ii (12 rossite 2aiis) rogisto.
00002C	A-D register 6	00006C	Oscillation circuit control register 0
00002D	/ D Togister U	00006D	Port function control register
00002E	A-D register 7	00006E	Serial transmit control register
00002F	A-D register 7	00006F	Oscillation circuit control register 1
000030	UART 0 transmit/receive mode register	000070	A-D/UART2 trans./rece. interrupt control registe
000031	UART 0 baud rate register (BRG0)	000071	UART 0 transmission interrupt control register
000032	UART 0 transmission buffer register	000072	UART 0 receive interrupt control register
000033	UANT O transmission bullet register	000073	UART 1 transmission interrupt control register
000034	UART 0 transmit/receive control register 0	000074	UART 1 receive interrupt control register
000035	UART 0 transmit/receive control register 1	000075	Timer A0 interrupt control register
000036	_	000076	Timer A1 interrupt control register
000037	UART 0 receive buffer register	000077	Timer A2 interrupt control register
000038	UART 1 transmit/receive mode register	000078	Timer A3 interrupt control register
000039	UART 1 baud rate register (BRG1)	000079	Timer A4 interrupt control register
000039 00003A	c i bada rato register (bite)	000073 00007A	Timer B0 interrupt control register
00003A 00003B	UART 1 transmission buffer register	00007A	Timer B1 interrupt control register
00003B	UART 1 transmit/receive control register 0	00007B	Timer B2 interrupt control register
	-	00007C	
	UART 1 transmit/receive control register 1	00007D 00007E	INTo interrupt control register INTo interrupt control register
00003D			
	UART 1 receive buffer register	00007E	INT2/Key input interrupt control register

Fig. 20.5.2 SFR area's memory map

20.6 Processor modes

20.6 Processor modes

The M37735S4BFP can operate only in the microprocessor mode. For the processor mode, refer to the description of the microprocessor mode in section "2.5 Processor modes" in part 1.

Also, be sure to set as follows:

- Connect pin CNVss to Vcc.
- Fix the processor mode bit to "102."

Figure 20.6.1 shows the structure of the processor mode register 0.




Fig. 20.6.1 Structure of processor mode register 0

20.7 Timer A, 20.8 Reset

20.7 Timer A

The timer A description of the M37735S4BFP is the same as that of the 7733 Group. For timer A description of the M37735S4BFP, refer to the following:

- "6. TIMER A" (page 6-2 in part 1)
- "20.7 Timer A" (page 20-12 in part 1)

20.8 Reset

The reset description of the M37735S4BFP differs from that of the mask ROM version in the state immediately after reset.

The state immediately after reset of the M37735S4BFP differs from that of the mask ROM version in the following addresses: addresses 1C16, 1D16, 6216 and 6316.

Figures 20.8.1 and 20.8.2 show the state of SFR area and internal RAM area immediately after reset (1) and (4). Figure 20.8.1 corresponds to Figure 13.1.3 in part 1. Figure 20.8.2 corresponds to Figure 13.1.6 in part 1. For the other descriptions, refer to chapter "13. RESET."

For the pin state while pin RESET is at "L" level, refer to Table 13.1.1.

■SFR area (addresses 016 to 7F16)

Abbreviations which represent access characteristics

RW: It is possible to read the bit state at reading. The written value becomes valid.

RO: It is possible to read the bit state at reading. The written value becomes invalid.

WO: The written value becomes valid. It is impossible to read the bit state.

: Not implemented. It is impossible to read the bit state. The written value becomes invalid.

0: "0" immediately after reset.

1: "1" immediately after reset.

?: Undefined immediately after reset.

0 : Always "0" at reading

? : Always undefined at reading

: "0" immediately after reset.

Must be fixed to "0."




Fig. 20.8.1 State of SFR area and internal RAM area immediately after reset (1)

20.8 Reset




Fig. 20.8.2 State of SFR area and internal RAM area immediately after reset (4)

20.9 Electrical characteristics

20.9 Electrical characteristics

Except for "Icc," the electrical characteristics of the M37735S4BFP are the same as those of the M37735MHBXXXFP in the microprocessor mode. For the others, refer to chapter "15. ELECTRICAL CHARACTERISTICS."

ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Measuring conditions		Limits		
,	- Gramotor			Min.	Тур.	Max.	Unit
		Vcc = 5 V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 12.5$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		11.4	22.8	mA	
Power source current Power source current External bus is operating, output pins are open, and the other pins are connected to Vss.	Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 1.5625$ MHz), $f(X_{CIN}) : Stopped$, in operating (Note 1)		1.6	3.2	mA		
	operating, output pins are open, and the other	Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		10	20	μΑ	
	'	Vcc = 5 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)		60	120	μΑ	
		Vcc = 5 V, f(X _{IN}): Stopped, f(X _{CIN}): 32.768 kHz, when the WIT instruction is executed (Note 4)		5	10	μΑ	
			Ta = 25 °C, when clock is stopped			1	μΑ
			Ta = 85 °C, when clock is stopped			20	μΑ

- **Notes 1:** This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."
 - 2: This is applied when the main clock external input selection bit = "1" and the system clock stop selection bit at wait state = "1."
 - **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 - **4:** This is applied when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1."

20.10 Low voltage version

20.10 Low voltage version

Differences from the M37735S4BFP are mainly described below.

20.10.1 Performance overview

The performance overview of the low voltage version differs from that of the M37735S4BFP in the following: memory size and current consumption. For the other items, refer to section "18.1 Performance overview." Table 20.10.1 shows the M37735S4LHP's performance overview.

Table 20.10.1 M37735S4LHP's performance overview

Items		Performance
Memory size	RAM	2048 bytes
Current consumption		10.8 mW (When $f(XIN) = 12$ -MHz square wave input, $Vcc = 3 V$,
		and the main clock is the system clock, Typ.)
		120 μ W (When f(XCIN) = 32 kHz, Vcc = 3 V, the sub clock is the
		system clock, and the main clock is stopped, Typ.)

20.10 Low voltage version

20.10.2 Pin configuration

Figure 20.10.1 shows the M37735S4LHP pin configuration.




Fig. 20.10.1 M37735S4LHP pin configuration (Top view)

20.10 Low voltage version

20.10.3 Functional description

Except for the power-on reset conditions, the M37735S4LHP has the same functions as the M37735S4BFP For the other functions, refer to the following: "4. INTERRUPTS" to "9. A-D CONVERTER" in part 1, "2. CENTRAL PROCESSING UNIT (CPU)" in part 2, "3. PROGRAMMABLE I/O PORTS" in part 2, and "10. WATCHDOG TIMER" to "17. APPLICATIONS" in part 2.

The power-on reset condition of the M37735S4LHP is the same as that of the M37735MHLXXXHP. For the power-on reset condition, refer to section "18.3 Functional description" in part 1.

20.10.4 Electrical characteristics

Except for "Icc," the electrical characteristics of the M37735S4LHP are the same as those of the M37735MHLXXXHP in the microprocessor mode. For the others, refer to section "18.4 Electrical characteristics" in part 2.

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Measuring conditions		Limits Min Typ Moy		Max.	Unit
			Vcc = 5 V.	Min.	Тур.	Max.	-
Icc	Power source current	External bus is operating, output pins are open, and the other pins are connected to Vss.	$f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		5.4	10.8	mA
			Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		3.6	7.2	mA
			Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 0.75$ MHz), $f(X_{CIN}) : Stopped$, in operating (Note 1)		0.5	1.0	mA
			Vcc = 3V, $f(X_{IN}) = 12$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		6	12	μΑ
			Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)		40	80	μΑ
			Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, when the WIT instruction is executed (Note 4)		3	6	μΑ
			Ta = 25 °C, when clock is stopped			1	μΑ
			Ta = 85 °C, when clock is stopped			20	μΑ

- **Notes 1:** This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."
 - 2: This is applied when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1."
 - **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 - **4:** This is applied when the X_{COUT} drivability selection bit = "0" and the system clock stop bit at wait state = "1."

APPENDIX

Appendix 1. Memory allocation of 7735 Group

Appendix 2. Memory allocation in SFR area

Appendix 3. Control registers

Appendix 4. Package outlines

Appendix 5. Hexadecimal instruction code table

Appendix 6. Machine instructions

Appendix 7. Examples of handling unused pins

Appendix 8. Countermeasure examples against noise

Appendix 9. Q & A

APPENDIX

Concerning chapter "APPENDIX," the 7735 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "Appendix 1. Memory allocation of 7735 Group"
- "Appendix 2. Memory allocation in SFR area"
- "Appendix 3. Control registers"
- "Appendix 7. Examples of handling unused pins"

Note: The following sections of the 7735 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "Appendix 4. Package outlines" (page 21-38 in part 1)
- "Appendix 5. Hexadecimal instruction code table" (page 21-41 in part 1)
- "Appendix 6. Machine instructions" (page 21-44 in part 1)
- "Appendix 8. Countermeasure examples against noise" (page 21-61 in part 1)
- "Appendix 9. Q & A" (page 21-71 in part 1)

Appendix 1. Memory allocation of 7735 Group

1. M37735MHBXXXFP, M37735EHBXXXFP, M37735EHBFS, M37735MHLXXXHP, M37735EHLXXXHP




Fig. 1 Memory allocation of M37735MHBXXXFP, M37735EHBXXXFP, M37735EHBFS, M37735MHLXXXHP, M37735EHLXXXHP (1)




Fig. 2 Memory allocation of M37735MHBXXXFP, M37735EHBXXXFP, M37735EHBFS, M37735MHLXXXHP, M37735EHLXXXHP (2)




Fig. 3 Memory allocation of M37735MHBXXXFP, M37735EHBXXXFP, M37735EHBFS, M37735MHLXXXHP, M37735EHLXXXHP (3)

Appendix 1. Memory allocation of 7735 Group

2. M37735S4BFP, M37735S4LHP




Fig. 4 Memory allocation of M37735S4BFP, M37735S4LHP

Appendix 2. Memory allocation in SFR area

Concerning section "Appendix 2. Memory allocation in SFR area," the 7735 Group differs from the 7733 Group in the following:

• Address 6F16 (Refer to Figure 8.)

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "Appendix 2. Memory allocation in SFR area" (page 21-6 in part 1)



APPENDIX

Appendix 2. Memory allocation in SFR area

Figure 8 differs from that of the 7733 Group only in #3.




Fig. 8 Memory allocation in SFR area (4)

Appendix 3. Control registers

Concerning section "Appendix 3. Control registers," the 7735 Group differs from the 7733 Group in the following:


• Oscillation circuit control register 1

The other control registers are the same as those of the 7733 Group. Therefore, for the other control registers, refer to part 1:

• "Appendix 3. Control registers" (page 21-10 in part 1)




Oscillation circuit control register 1



Notes 1: When writing to this register, follow the procedure shown below.

- 2: Because this bit is "1" at reset, clear this bit to "0" with the initial setting program after reset.
- 3: The case where data "010101012" is written with the procedure shown below is not included.
- 4: For the 7733 Group, refer to Figure 14.3.3 in part 1.
- When performing clock prescaler reset
 - Write data "8016." (LDM instruction)

• When writing to bits 0 to 3



Appendix 7. Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate</u> <u>performance</u> according to the user's application.

1. In single-chip mode

Table 1 Examples of handling unused pins in single-chip mode

Pins	Handling example
P0-P8	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Note 1).
Ē	Leave this pin open.
XOUT (Note 2)	
AVcc	Connect this pin to pin Vcc.
AVss, VREF, BYTE	Connect these pins to pin Vss.

Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these ports function as input ports.

Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

2: This is applied when an external clock is input to pin XIN.




Fig. 9 Examples of handling unused pins in single-chip mode

APPENDIX

Appendix 7. Examples of handling unused pins

2. In memory expansion mode

Table 2 Examples of handling unused pins in memory expansion mode

Pins	Handling example
P42-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these
(Note 5)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
WEH, WEL, RDE,	Leave these pins open. (Note 3)
$\overline{HLDA},\ \overline{CS_0} - \overline{CS_4},\ \overline{RSMP}$	
XOUT (Note 4)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.

- Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 4: This is applied when an external clock is input to pin XIN.
 - **5:** Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47 and P5 to P8.




Fig. 10 Examples of handling unused pins in memory expansionmode

3. In microprocessor mode

Table 3 Examples of handling unused pins in microprocessor mode

Pins	Handling example		
P43-P47, P5-P8	Connect these pins to pin Vcc or Vss via resistors after these		
	pins are set to the input mode, or leave these pins after they are		
	set to the output mode (Notes 1 and 2).		
WEH, WEL, RDE	Leave these pins open. (Note 3)		
$\overline{HLDA},\ \phi1,\ \overline{CS_0}-\overline{CS_4},\ \overline{RSMP}$			
XOUT (Note 4)	Leave this pin open.		
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are		
	set to the input mode. (These pins are pulled high.) (Note 2)		
AVcc	Connect this pin to pin Vcc.		
AVSS, VREF	Connect these pins to pin Vss.		

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 4: This is applied when an external clock is input to pin XIN.




Fig. 11 Examples of handling unused pins in microprocessor mode

MEMO



PART 3

7736 Group

CHAPTER 1 OVERVIEW

CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

CHAPTER 3 PROGRAMMABLE I/O PORTS

CHAPTER 4 INTERRUPTS

CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

CHAPTER 6 TIMER A

CHAPTER 7 TIMER B

CHAPTER 8 SERIAL I/O

CHAPTER 9 A-D CONVERTER

CHAPTER 10 WATCHDOG TIMER

CHAPTER 11 STOP AND WAIT MODES

CHAPTER 12 CONNECTING EXTERNAL DEVICES

CHAPTER 13 RESET

CHAPTER 14 CLOCK GENERATING CIRCUIT

CHAPTER 15 ELECTRICAL CHARACTERISTICS

CHAPTER 16 STANDARD CHARACTERISTICS

CHAPTER 17 APPLICATIONS

CHAPTER 18 LOW VOLTAGE VERSION

CHAPTER 19 BUILT-IN PROM VERSION

APPENDIX

PART 3 7736 Group

The differences between the 7736 Group and the 7733 Group are mainly described below. For the 7733 Group, refer to part "1. 7733 Group." For the 7735 Group, refer to part "2. 7735 Group."

The 7736 Group differs from the 7733/7735 Group in the following:

- External bus mode in the memory expansion mode and the microprocessor mode (In the 7736 Group, pin BSEL's level determines the external bus mode, which is A or B.)
- Output port P9 and I/O port P10
 (Ports P9 and P10 are assigned only for the 7736 Group.)
- Pin assignment for the key input interrupt
 (In the 7736 Group, the pins are assigned to pins P104 to P107.)
- Pin assignment for UART2
 (In the 7736 Group, the pins are assigned to pins P90 to P93.)
- External ROM version (In the 7736 Group, there is no external ROM version.)
- Package (In the 7736 Group, the 100-pin QFP is used.)

CHAPTER 1 OVERVIEW

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

1.1 Performance overview

Concerning chapter "1. OVERVIEW," the 7736 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "1.1 Performance overview"
- "1.2 Pin configuration"
- "1.3 Pin description"
- "1.4 Block diagram"

1.1 Performance overview

Concerning section "1.1 Performance overview," the 7736 Group differs from the 7733 Group in the following:

• Description of the programmable I/O ports, memory expansion, and package in Table 1.1.1

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "1.1 Performance overview" (page 1-3 in part 1)

Table 1.1.1 M37736MHBXXXGP's performance overview

Item	าร	Performance
Programmable I/O ports	Ports P0-P2, P4-P8, P10	8 bits X 9
	Port P3	4 bits X 1
Output port	Port P9	8 bits X 1
Memory expansion		Possible
		External bus mode A: Maximum of 16 Mbytes
		External bus mode B: Maximum of 1 Mbytes
Package		100-pin plastic molded QFP

1.2 Pin configuration

Figure 1.2.1 shows the M37736MHBXXXGP pin configuration.

Note: For the low voltage version, refer to chapter "18. LOW VOLTAGE VERSION."




Fig. 1.2.1 M37736MHBXXXGP pin configuration (Top view)

1.3 Pin description

1.3 Pin description

Concerning section "1.3 Pin description," the 7736 Group differs from the 7733 Group in the following:

- "Description of pins \overline{E} and BSEL in Table 1.3.1"
- "Description of pins P00-P07, P20-P27 and P30-P33 in Tables 1.3.2 and 1.3.3"
- "Description of pins P50-P57, P70-P77, P90-P97, P100-P107, EVL0 and EVL1 in Table 1.3.4"
- "1.3.1 Examples of handling unused pins"

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "1.3 Pin description" (page 1-5 in part 1)

Table 1.3.1 Pin description (1)

Pin	Processor modes	External bus	Name	I/O	Functions
		modes			
Ē	Single-chip mode		Enable	Output	Same as the 7733 Group.
	Memory expansion or	Α	output	Output	This pin outputs internal enable signal E.
	Microprocessor mode	В В		Output	This pin outputs read enable signal RDE.
					RDE's level is "L" in the data read period of
				. 1	the read cycle.
BSEL	Single-chip mode		Bus select	Input	The level of a signal which is input to this
			input	O	pin may be "H" or "L."
	Memory expansion or	A, B		Input	The signal which is input to this pin
	Microprocessor mode				determines the external bus mode. When
					this signal's level is "H," external bus mode
					A is selected; when this signal's level is "L,"
					external bus mode B is selected.

1.3 Pin description

Table 1.3.2 Pin description (2)

Pin	Processor	External	Name	I/O	Functions
	mode	bus mode			
P00-P07	Single-chip mode		I/O port P0	I/O	Same as the 7733 Group.
<u>A0-A7</u>	Memory expansion	_ A _		Output	Address's low-order 8 bits (A0-A7) are output.
$\overline{\text{CS}_0}$ – $\overline{\text{CS}_4}$,	or Microprocessor	В		Output	These pins respectively output signals $\overline{\text{CS}_0}$ – $\overline{\text{CS}_4}$, $\overline{\text{RSMP}}$,
RSMP,	mode				and address's high-order 2 bits (A16 and A17).
A16, A17					● Signals CS₀ − CS₄
					These signals are the chip select signals.
					When the microcomputer accesses a certain
					area, the corresponding pin outputs "L" level.
					(Refer to Table 2.5.4.)
					● Signal RSMP
					This signal is the ready sampling signal and
					is used to generate signal RDY for accessing
					external memory area.
P20-P27	Single-chip mode		I/O port P2	I/O	Same as the 7733 Group.
A16/D0-	Memory expansion	Α		Output	Input/Output of data (Do-D7) and output of
A23/D7	or Microprocessor				address's high-order 8 bits (A16-A23) are
	mode				performed with the time sharing method.
A ₀ /D ₀ -]	<u>В</u>		Output	Input/Output of data (D0-D7) and output of
A7/D7			-		address's low-order 8 bits (A0-A7) are performed
					with the time sharing method.

1.3 Pin description

Table 1.3.3 Pin description (3)

Pin	Processor	External	Name	I/O	Functions
	mode	bus mode	Name	., 0	1 dilottorio
P30-P33	Single-chip mode		I/O port P3	I/O	Same as the 7733 Group.
P30-P33 R/W, BHE, ALE, HLDA	Single-chip mode Memory expansion or Microprocessor mode		I/O port P3		 Same as the 7733 Group. These pins respectively output signals R/W, BHE, ALE, and HLDA. Signal R/W This signal indicates the data bus state. When this signal level is "H," a data bus is in the read state. When this signal level is "L," a data bus is in the write state. Signal BHE This signal's level is "L" when the microcomputer accesses an odd address.
WEL, WEH, ALE, HLDA		В		Output	 Signal ALE This signal is used to separate the multiplexed signal which consists of an address and data to the address and the data. Signal HLDA This signal informs the external whether this microcomputer enters the Hold state or not. In Hold state, pin HLDA outputs "L" level.

1.3 Pin description

Table 1.3.4 Pin description (4)

Pin	Processor mode	External bus mode	Name	I/O	Functions
P50-P57	Single-chip mode Memory expansion or Microprocessor mode	— A, B	I/O port P5	I/O	P5 is an 8-bit I/O port with the same function as port P0 and can be programmed as I/O pins for timers A0-A3.
P70-P77	Single-chip mode Memory expansion or Microprocessor mode	A, B	I/O port P7	I/O	P7 is an 8-bit I/O port with the same function as port P0 and can be programmed as analog input pins for the A-D converter. P76 and P77 can be programmed as I/O pins (XCOUT, XCIN) for the sub-clock (32 kHz) oscillation circuit. When using P76 and P77 as pins XCOUT and XCIN, connect a quartz-crystal oscillator between them. When inputting an external clock, input the clock from pin XCIN.
P90-P97	Single-chip mode Memory expansion or Microprocessor mode	— A, B	Output port P9	Output	P9 is an 8-bit output-only port. After reset, P9 enters a floating state. When data is written to the port P9 register, P9 starts outputting (Note). P90-P93 also function as UART2's I/O pins.
P100-P107	Single-chip mode Memory expansion or Microprocessor mode	A, B	I/O port P10	I/O	P10 is an 8-bit I/O port with the same function as port P0. Pins 104–107 can be programmed as input pins (KI0–KI3) for the key input interrupt.
EVL0, EVL1	Single-chip mode Memory expansion or Microprocessor mode	— A, B		Output	Leave these pins open.

Note: After reset, be sure to write data to the port P9 latch.

1.3 Pin description

1.3.1 Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate performance</u> according to the user's application.

(1) In single-chip mode

Table 1.3.5 Examples of handling unused pins in single-chip mode

Pins	Handling example
P0–P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Note 1).
P9	Leave these pins open after writing data to the port P9 register (Note 3).
Ē, RDĒ	Leave this pin open.
EVL0, EVL1	
XOUT (Note 2)	
AVcc	Connect this pin to pin Vcc.
AVss, VREF, BYTE	Connect these pins to pin Vss.
BSEL	Connect this pin to pin Vcc or Vss.

Notes 1: When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until the they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these ports function as input ports.

Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

- 2: This is applied when an external clock is input to pin XIN.
- **3:** When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 1.3.1 Examples of handling unused pins in single-chip mode

1-8

(2) In memory expansion mode (External bus mode A)

Table 1.3.6 Examples of handling unused pins in memory expansion mode (External bus mode A)

Pins	Handling example
P42-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
(Note 7)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 8).
BHE (Note 3), ALE (Note 4), HLDA	Leave these pins open. (Note 5)
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - 4: This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - 5: When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - **6:** This is applied when an external clock is input to pin XIN.
 - 7: Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47, P5 to P8 and P10.
 - 8: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 1.3.2 Examples of handling unused pins in memory expansion mode (External bus mode A)

1.3 Pin description

(3) In memory expansion mode (External bus mode B)

Table 1.3.7 Examples of handling unused pins in memory expansion mode (External bus mode B)

Pins	Handling example
P42-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
(Note 5)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 6).
WHE, WHL, RDE,	Leave these pins open. (Note 3)
HLDA, CS0-CS4, RSMP	
XOUT (Note 4)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 4: This is applied when an external clock is input to pin XIN.
 - **5:** Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47, P5 to P8 and P10.
 - **6:** When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 1.3.3 Examples of handling unused pins in memory expansion mode (External bus mode B)

(4) In microprocessor mode (External bus mode A)

Table 1.3.8 Examples of handling unused pins in microprocessor mode (External bus mode A)

i	, , , , , , , , , , , , , , , , , , , ,
Pins	Handling example
P43-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 7).
BHE (Note 3), ALE (Note 4), $\overline{\text{HLDA}}$, ϕ_1	Leave these pins open. (Note 3)
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVSS, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - 4: This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - **5:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 6: This is applied when an external clock is input to pin XIN.
 - 7: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 1.3.4 Examples of handling unused pins in microprocessor mode (External bus mode A)

1.3 Pin description

(5) In microprocessor mode (External bus mode B)

Table 1.3.9 Examples of handling unused pins in microprocessor mode (External bus mode B)

Pins	Handling example
P43-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 5).
WHE, WHL, RDE,	Leave these pins open. (Note 3)
$\overline{HLDA},\ \phi_1,\ CS_0-CS_4,\ \overline{RSMP}$	
XOUT (Note 4)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVSS, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 4: This is applied when an external clock is input to pin XIN.
 - 5: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 1.3.5 Examples of handling unused pins in microprocessor mode (External bus mode B)

1.4 Block diagram

Figure 1.4.1 shows the M37736MHBXXXGP block diagram.




Fig. 1.4.1 M37736MHBXXXGP block diagram

MEMO



CHAPTER 2

CENTRAL PROCESSING UNIT (CPU)

- 2.1 Central processing unit
- 2.2 Bus interface unit
- 2.3 Accessible area
- 2.4 Memory allocation
- 2.5 Processor modes

CENTRAL PROCESSING UNIT (CPU)

2.5 Processor modes

Concerning chapter "2. CENTRAL PROCESSING UNIT (CPU)," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described below:

• "2.5 Processor modes"

The following sections of the 7736 Group differ depending on the external bus mode, which is A or B:

• "2.2 Bus interface unit"

External bus mode A (page 2-10 in part 1)

External bus mode B (page 2-2 in part 2)

• "2.3 Accessible area"

External bus mode A (page 2-16 in part 1)

External bus mode B (page 2-5 in part 2)

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to the part 1:

- "2.1 Central processing unit" (page 2-2 in part 1)
- "2.4 Memory allocation" (page 2-18 in part 1)

2.5 Processor modes

Concerning section "2.5 Processor modes," the 7736 Group differs from the 7733 Group in the following:

• "Figure 2.5.2"

The following differ depending on the external bus mode. Therefore, refer to the corresponding part:

• Figure 2.5.1 and Table 2.5.1

External bus mode A (Figure 2.5.1 and Table 2.5.1 in part 1)

External bus mode B (Figure 2.5.1 and Table 2.5.1 in part 2)

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "2.5 Processor modes" (page 2-23 in part 1)

CENTRAL PROCESSING UNIT (CPU)

2.5 Processor modes




Fig. 2.5.2 Pin configuration in each processor mode (Top view)

MEMO



CHAPTER 3

PROGRAMMABLE I/O PORTS

- 3.1 Programmable I/O ports and Output-only ports
- 3.2 Port peripheral circuits
- 3.3 Pull-up function
- 3.4 Internal peripheral devices' I/O functions (Ports P42, P5 to P8, P90 to P93, and P104 to P107)

3.1 Programmable I/O ports and Output-only ports

Functions of all ports in the single-chip mode and those of ports P43 to P47 and P5 to P10 in the memory expansion or the microprocessor mode are described below. For more information about ports P0 to P4, whose functions depend on the processor mode, refer to section "2.5 Processor modes" and chapter "12. CONNECTING EXTERNAL DEVICES."

3.1 Programmable I/O ports and Output-only ports

The 7736 Group has 76 programmable I/O ports (P0 to P8 and P10) and 8 output-only ports (P9). Each of programmable I/O ports has a port direction register and a port register in the SFR area. Each output-only port has a port register in the SFR area. Figure 3.1.1 shows the memory map of port direction registers and port registers.

Note that ports P42, P5 to P8, P90 to P93 and P104 to P107 also function as I/O pins for internal peripheral devices. For details, refer to section "3.4 Internal peripheral devices" I/O functions" and the corresponding functional description.




Fig. 3.1.1 Memory map of port direction registers and port registers

3.1 Programmable I/O ports and Output-only ports

3.1.1 Port Pi direction register

This register determines the direction of programmable I/O ports. Each bit of this register corresponds to one specified pin.

Figure 3.1.2 shows the structure of the port Pi (i = 0 to 8 and 10) direction register.




Fig. 3.1.2 Structure of port Pi (i = 0 to 8 and 10) direction register

3.1 Programmable I/O ports and Output-only ports

3.1.2 Port Pi register

Data is input from or output to the external by writing or reading data to or from a port register. A port register consists of a port latch, which holds the output data, and a circuit, which reads the pin state. Each bit of the port register corresponds to one specified pin. Figure 3.1.3 shows the structure of the port Pi (i = 0 to 10) register.

(1) How to output data from programmable I/O port

- ① Set the corresponding bit of the port direction register to the output mode.
- ② Write data to the corresponding bit of the port register, and then the data is written into the port latch.
- 3 Data which is set in the port latch is output.

When a bit of a port register which corresponds to a port set for the output mode is read out, the contents of the port latch, instead of pin state, is read out. Accordingly, output data can correctly be read out without influence of external load, etc. (Refer to **Figures 3.2.1 and 3.2.2**)

(2) How to input data from programmable I/O port

- ① Set the corresponding bit of the port direction register to the input mode.
- ② The pin enters a floating state.
- 3 When reading the corresponding bit of the port register in state 2, data which is input from the pin can be read in.

When data is written to a port register which corresponds to a port set for the input mode, the data is written only into the port latch and not output to the external. Pins retain a floating state.

(3) How to output data from output-only port

- ① Write data to the corresponding bit of the port register, and then the data is written into the port latch.
- 2 Data which is set in the port latch is output.

When a bit of a port register which corresponds to a port is read out, the contents of the port latch, instead of pin state, is read out. Accordingly, output data can correctly be read out without influence of external load, etc. (Refer to Figures 3.2.1 and 3.2.2)

3.1 Programmable I/O ports and Output-only ports





Fig. 3.1.3 Structure of port Pi (i = 0 to 10) register

3.2 Port peripheral circuits


3.2 Port peripheral circuits

Figures 3.2.1 and 3.2.2 show the port peripheral circuits.

• Ports P00 to P07, P10 to P17, P20 to P27, P30 to P33, P43 to P46, P100 to P103 (Inside dotted-line not included)
Ports P40/HOLD, P41/RDY, P47, P51/TA0IN, P53/TA1IN, P55/TA2IN, P57/TA3IN, P61/TA4IN, P65/TB0IN to P67/TB2IN/ \$\phi\$ sub, P86/RxD1 (Inside dotted-line included)



•Ports P83/TxD0, P87/TxD1 (Inside dotted-line not included, and shaded area included)
Ports P50/TA0ουτ, P52/TA1ουτ, P54/TA2ουτ, P56/TA3ουτ, P60/TA4ουτ, P82/RxD0/CLKS0
(Inside dotted-line included, and shaded area not included)
Ports P42/ φ1 (Inside dotted-line not included, and shaded area not included)



•Ports P62/INTo to P64/INTo (Inside dotted-line included) Ports P104/Klo to P107/Klo (Inside dotted-line not included)




Fig. 3.2.1 Port peripheral circuits (1)

3.2 Port peripheral circuits




Fig. 3.2.2 Port peripheral circuits (2)

3.3 Pull-up function

3.3 Pull-up function

3.3.1 Pull-up function for ports P104 to P107 (KIo to KI3)

Ports P104 to P107 (KI₀ to KI₃) can be pulled high by setting the port P10 pull-up selection bit (bit 6 at address 6D₁₆). Figure 3.3.1 shows the structure of the port function control register.

When pulling ports P104 to P107 high, clear bits 4 to 7 at address 1816 (Port P10 direction register) to "0."

3.3.2 Pull-up function for ports P62 to P64 (INTo to INT2)

Ports P62 and P63 ($\overline{\text{INT}_0}$ and $\overline{\text{INT}_1}$) can be pulled high by setting the port P6 pull-up selection bit 0 (bit 3 at address 6D16). Port P64 ($\overline{\text{INT}_2}$) can be pulled high by setting the port P6 pull-up selection bit 1 (bit 5 at address 6D16). Figure 3.3.1 shows the structure of the port function control register.

When pulling ports P62 to P64 high, clear bits 2 to 4 at address 1016 (port P6 direction register) to "0."



3.3 Pull-up function




Fig. 3.3.1 Structure of port function control register

3.4 Internal peripheral devices' I/O functions (Ports P42, P5 to P8, P90 to P93 and P104 to P107)

3.4 Internal peripheral devices' I/O functions (Ports P42, P5 to P8, P90 to P93 and P104 to P107)

Ports P42, P5 to P8, P90 to P93 and P104 to P107 also function as I/O pins for the internal peripheral devices. Table 3.4.1 lists correspondence between each port and internal peripheral devices' I/O pin. For internal peripheral devices' I/O functions, refer to the corresponding functional description. For the clock ϕ 1 output pin, refer to chapter "12. CONNECTING EXTERNAL DEVICES." For the sub-clock oscillation circuit's I/O pins, refer to chapter "14. CLOCK GENERATING CIRCUIT."

Table 3.4.1 Correspondence between each port and internal peripheral devices' I/O pin

Port	Internal peripheral devices' I/O pin		
P42	Clock φ1 output pin		
P50, P60, P61	Timer A's I/O pins		
P62 to P64	Input pins for external interrupts		
P65, P66	Timer B's input pins		
P67	Timer B's input pin/Clock ϕ SUB output pin		
P70, P75	A-D converter's input pins		
P76, P77	A-D converter's input pins/Sub-clock oscillation circuit's I/O pins		
P8, P90 to P93	I/O pins for serial I/O		
P104 to P107	Input pins for the key input interrupt function		

CHAPTER 4 INTERRUPTS

- 4.1 Overview
- 4.2 Interrupt sources
- 4.3 Interrupt control
- 4.4 Interrupt priority level
- 4.5 Interrupt priority level detection circuit
- 4.6 Interrupt priority level detection time
- 4.7 How interrupts are processed (from acceptance of interrupt request till execution of interrupt routine)
- 4.8 Return from interrupt routine
- 4.9 Multiple interrupts
- 4.10 External interrupts (INTi interrupt)
- 4.11 Precautions for interrupts

INTERRUPTS

Interrupts of the 7736 Group are the same as those of the 7733 Group. Therefore, for interrupts, refer to the corresponding sections in part 1:

- "4.1 Overview (page 4-2 in part 1)
- "4.2 Interrupt sources (page 4-4 in part 1)
- "4.3 Interrupt control (page 4-6 in part 1)
- "4.4 Interrupt priority level (page 4-10 in part 1)
- "4.5 Interrupt priority level detection circuit (page 4-11 in part 1)
- "4.6 Interrupt priority level detection time (page 4-13 in part 1)
- "4.7 How interrupts are processed (from acceptance of interrupt request till execution of interrupt routine) (page 4-14 in part 1)
- "4.8 Return from interrupt routine (page 4-17 in part 1)
- "4.9 Multiple interrupts (page 4-17 in part 1)
- "4.10 External interrupts (INTi interrupt) (page 4-19 in part 1)
- "4.11 Precautions for interrupts (page 4-23 in part 1)



CHAPTER 5 KEY INPUT INTERRUPT FUNCTION

- 5.1 Overview
- 5.2 Block description
- 5.3 Initial setting example for related registers

5.1 Overview

The key input interrupt function is used to generate an interrupt request when one of the input levels of four or five pins falls. By using this function when terminating the stop or wait mode, the key-on wakeup can be realized.

For the way to terminate the stop or wait mode, refer to section "17.4 Power saving." For the stop and wait modes, refer to chapter "11. STOP AND WAIT MODES."

5.1 Overview

A key input interrupt request occurs when one of the input levels of pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ falls. Therefore, by configuring an external key matrix shown in Figure 5.1.1, an interrupt request can be generated only by pushing a key. Pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ can be pulled high by software and the same function can also be selected for port P64. Therefore, when using the key input interrupt function, whether to use four pins (pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$) or five pins (pins $\overline{\text{Kl}_0}$ to $\overline{\text{Kl}_3}$ and P64) can be selected.

The key input interrupt and the $\overline{INT_2}$ interrupt share the same interrupt vector addresses and interrupt control register.




Fig. 5.1.1 Key matrix example when key input interrupt function is used

5.2 Block description

5.2 Block description

Figure 5.2.1 shows the block diagram for the key input interrupt function.




Fig. 5.2.1 Block diagram for key input interrupt function

5.2.1 Pins $\overline{\text{KI}_0}$ to $\overline{\text{KI}_3}$ and P64/INT2

When the key input interrupt function is selected, pins P104 to P107 become input pins for the key input interrupt (KIo to KI3).

When selecting the key input interrupt function, clear all of bits 4 to 7 at address 1816 (Port P10 direction register) to "0."

When bits 4 to 7 at address 1616 (Port P10 register) are read out, the status of pins $\overline{\text{KI}_0}$ to $\overline{\text{KI}_3}$ can be read in. When using pin P64/INT2 as an input pin for the key input interrupt, set both of bits 5 and 7 at address 6D16 to "1" and bit 4 at address 1016 (Port P6 direction register) to "0." When bit 4 at address E616 (Port P6 register) is read out, the status of pin P64/INT2 can be read in.




Fig. 5.2.2 Port P10 and P6 direction registers when key input interrupt function is selected

5.2 Block description

5.2.2 Port function control register

Figure 5.2.3 shows the structure of the port function control register.




Fig. 5.2.3 Structure of port function control register

5.2 Block description

(1) Port P6 pull-up selection bit (bit 5)

When using pin P64/ $\overline{INT_2}$ as an input pin for the key input interrupt, set this bit to "1." When this bit is set to "1," pin P64/ $\overline{INT_2}$ is pulled high.

(2) Port P10 pull-up selection bit (bit 6)

This is a bit to pull pins $\overline{\text{Klo}}$ to $\overline{\text{Kls}}$ high. When configuring a key matrix, there is no need to connect pull-up transistors externally if this bit is set to "1," in other words, if pins $\overline{\text{Klo}}$ to $\overline{\text{Kls}}$ are set to be pulled high.

(3) Key input interrupt selection bit (bit 7)

This is a bit to select the key input interrupt function.

The key input interrupt and the $\overline{INT2}$ interrupt share the same interrupt vector addresses and interrupt control register. When this bit is set to "1," the key input interrupt function is selected. When this bit = "1" and bit 5 (Port P6 pull-up selection bit) = "0," pin P6 $4/\overline{INT2}$ is a programmable I/O port. (At this time, the $\overline{INT2}$ interrupt cannot be used.) When both of this bit and bit 5 (Port P6 pull-up selection bit 1) are "1," pin P64/ $\overline{INT2}$ can be used for the key input interrupt.

5.2 Block description

5.2.3 Interrupt function

The key input interrupt and the $\overline{\text{INT2}}$ interrupt share the same interrupt vector addresses and interrupt control register. Specify addresses FFF016 and FFF116 (in order words, the vector addresses for the $\overline{\text{INT2}}$ /key input interrupt) as the interrupt vector addresses; specify the $\overline{\text{INT2}}$ /key input interrupt control register (address 7F16) as the interrupt control register. Figure 5.2.4 shows the structure of the $\overline{\text{INT2}}$ /key input interrupt control register when the key input interrupt function is selected.

The operation at accepting a key input interrupt request is the same as that at accepting an $\overline{\text{INT}_2}$ interrupt request.




Fig. 5.2.4 Structure of INT2/key input interrupt control register when key input interrupt function is selected

5.3 Initial setting example for related registers

5.3 Initial setting example for related registers

Figure 5.3.1 shows an initial setting example for registers related to the key input interrupt function.




Fig. 5.3.1 Initial setting example for registers related to key input interrupt function

5.3 Initial setting example for related registers

MEMO



CHAPTER 6

TIMER A

- 6.1 Overview
- 6.2 Block description
- 6.3 Timer mode
- 6.4 Event counter mode
- 6.5 One-shot pulse mode
- 6.6 Pulse width modulation (PWM) mode

TIMER A

Timer A of the 7736 Group is the same as that of the 7733 Group. Therefore, for timer A, refer to the corresponding sections in part 1:

- "6.1 Overview" (page 6-2 in part 1)
- "6.2 Block description" (page 6-3 in part 1)
- "6.3 Timer mode" (page 6-9 in part 1)
- "6.4 Event counter mode" (page 6-19 in part 1)
- "6.5 One-shot pulse mode" (page 6-32 in part 1)
- "6.6 Pulse width modulation (PWM) mode" (page 6-41 in part 1)



CHAPTER 7

TIMER B

- 7.1 Overview
- 7.2 Block description
- 7.3 Timer mode
- 7.4 Event counter mode
- 7.5 Pulse period/Pulse width measurement mode
- 7.6 Clock timer

TIMER B

Timer B of the 7736 Group is the same as that of the 7733 Group. Therefore, for timer B, refer to the corresponding sections in part 1:

- "7.1 Overview" (page 7-2 in part 1)
- "7.2 Block description" (page 7-3 in part 1)
- "7.3 Timer mode" (page 7-10 in part 1)
- "7.4 Event counter mode" (page 7-17 in part 1)
- "7.5 Pulse period/Pulse width measurement mode" (page 7-25 in part 1)
- "7.6 Clock timer" (page 7-34 in part 1)



CHAPTER 8 SERIAL I/O

- 8.1 Overview
- 8.2 Block description
- 8.3 Clock synchronous serial I/O mode
- 8.4 Clock asynchronous serial I/O (UART) mode

SERIAL I/O

8.2 Block description

In the 7736 Group, the UART2's input pins are independent of pins P72 to P75 and are multiplexed with pins P90 to P93. Therefore, concerning chapter "8. SERIAL I/O," the 7736 Group differs from the 7733 Group in the following sections. Only the differences are described in this chapter:

- "8.2 Block description"
- "8.3 Clock synchronous serial I/O mode"
- "8.4 Clock asynchronous serial I/O (UART) mode"

The following section of the 7736 Group is the same as that of the 7733 Group. Therefore, refer to part 1:

• "8.1 Overview"(page 8-2 in part 1)

8.2 Block description

Concerning section "8.2 Block description," the 7736 Group differs from the 7733 Group in the following:

• 8.2.9 Port P8 direction register

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "8.2 Block description" (page 8-4 in part 1)

8.2.9 Port P8 direction register

I/O pins of UARTi are multiplexed with ports P8 and P9. When using pins P82 and P86 as serial data input pins (RxDi), set the corresponding bits of the port P8 direction register to "0" to set this port for the input mode. When using pins P80, P81, P83–P85 and P87 as UARTi's I/O pins (CTSi/RTSi, CLKi, TxDi), these pins are forcibly set as the UARTi's I/O pins, regardless of the port P8 direction register's contents. Also, as for CLKSo and CLKS1, refer to section "8.3.1 (4) Number of transfer clock output pins (UARTO)" in part 1. Figure 8.2.16 shows the relationship between the port P8 direction register and UARTi's I/O pins. When using UART2, pins P90–P93 are forcibly set as the UART2's input or output pins. Note that the functions of the UARTi's I/O pins can be switched by software. For details, refer to the description of each operating mode.




Fig. 8.2.16 Relationship between port P8 direction register and UARTi's I/O pins

SERIAL I/O

8.3 Clock synchronous serial I/O mode

8.3 Clock synchronous serial I/O mode

Concerning section "8.3 Clock synchronous serial I/O mode," the 7736 Group differs from the 7733 Group in the following:

• Table 8.3.2

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "8.3 Clock synchronous serial I/O mode" (page 8-21 in part 1)

Table 8.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection		
TxDi	Serial data output			
(P83, P87, P93)		(They output dummy data when only reception is performed.)		
RxD0 (P82),	Serial data input	Port P8 direction register's corresponding bits ="0"		
RxD1 (P86)		(It can be used as an input port when only transmission is		
		performed.)		
RxD2 (P92)				
		(It can be used as an output port when only transmission is		
		performed.)		
CLKi	Transfer clock output	Internal/External clock selection bit = "0"		
(P81, P85, P91)	Transfer clock input	Internal/External clock selection bit = "1"		
CTS ₀ /RTS ₀ (P8 ₀),	CTS input	CTS/RTS enable bit = "0"		
$\overline{CTS_1}/\overline{RTS_1}$ (P84)		CTS/RTS function selection bit = "0"		
(Note 1)	RTS output	CTS/RTS enable bit = "0"		
	L	CTS/RTS function selection bit = "1"		
	Programmable I/O port	CTS/RTS enable bit = "1"		
CTS ₂ (P90)	CTS input	CTS enable bit = "0"		
	Programmable I/O port	CTS enable bit = "1"		

Port P8 direction register: Address 1416

Internal/External clock selection bit: Bit 3 at addresses 3016, 3816, and 6416

CTS/RTS enable bit: Bit 4 at addresses 3416 and 3C16

CTS/RTS function selection bit: Bit 2 at addresses 3416 and 3C16

CTS enable bit: Bit 2 at address 6816

- * Pin TxDi outputs "H" level from when a UARTi's operating mode is selected until transfer starts. (Pin TxDi is in a floating state when N-channel open-drain output is selected.)
- * In UARTO, multiple transfer clock output pins can be used. (Refer to Table 8.3.3 in part 1.)

Notes 1: The $\overline{\text{RTS}}$ output function is not assigned for UART2.

2: As for CLKS₀ and CLKS₁, refer to section "8.3.1 (4) Number of transfer clock output pins (UART₀)" in part 1.

8.4 Clock asynchronous serial I/O (UART) mode

Concerning section "8.4 Clock asynchronous serial I/O (UART) mode," the 7736 Group differs from the 7733 Group in the following:

• Table 8.4.2

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "8.4 Clock asynchronous serial I/O (UART) mode" (page 8-44 in part 1)

Table 8.4.2 Functions of I/O pins in UART mode

Pin name	Functions	Method of selection	
TxDi	Serial data output		
(P83, P87, P93)		(They cannot be used as programmable I/O ports.)	
RxD0 (P82),	Serial data input	Port P8 direction register's corresponding bit = "0"	
RxD1 (P86)		(It can be used as an input port when only transmission is performed.)	
RxD2 (P92)			
		(It can be used as an output port when only transmission is performed.)	
CLKi	Programmable I/O port Internal/External clock selection bit = "0"		
(P81, P85, P91)	BRGi count source input	ount source input Internal/External clock selection bit = "1"	
CTS ₀ /RTS ₀ (P8 ₀)	CTS input	CTS/RTS enable bit = "0"	
CTS ₁ /RTS ₁ (P84)		CTS/RTS function selection bit = "0"	
(Note)	RTS output	CTS/RTS enable bit = "0"	
		CTS/RTS function selection bit = "1"	
	Programmable I/O port	CTS/RTS enable bit = "1"	
CTS ₂ (P90)	CTS input	CTS enable bit = "0"	
	Programmable I/O port	CTS enable bit = "1"	

Port P8 direction register: Address 1416

Internal/External clock selection bit: Bit 3 at addresses 3016, 3816, and 6416

CTS/RTS enable bit: Bit 4 at addresses 3416 and 3C16

CTS/RTS function selection bit: Bit 2 at addresses 3416 and 3C16

CTS enable bit: Bit 2 at addresses 6816

* Pin TxDi outputs "H" level while not transmitting after a UARTi's operating mode is selected. (Pin TxDi is in a floating state when N-channel open-drain output is selected.)

Note: The RTSi output function is not assigned for UART2.

MEMO



CHAPTER 9 A-D CONVERTER

9.1 Overview

- 9.2 Block description
- 9.3 A-D conversion method
- 9.4 Absolute accuracy and Differential non-linearity error
- 9.5 One-shot mode
- 9.6 Repeat mode
- 9.7 Single sweep mode
- 9.8 Repeat sweep mode
- 9.9 Precautions for A-D converter

A-D CONVERTER

9.1 Overview

In the 7736 Group, the A-D converter's input pins are independent of UART2's I/O pins. Therefore, concerning chapter "9. A-D CONVERTER," the 7736 Group differs from the 7733 Group in the following section. Only the differences are described in this chapter:

• "9.2 Block description"

The following sections of the 7736 group are the same as those of the 7733 Group. Therefore, refer to part 1:

- "9.1 Overview" (page 9-2 in part 1)
- "9.3 A-D conversion method" (page 9-11 in part 1)
- "9.4 Absolute accuracy and Differential non-linearity error" (page 9-14 in part 1)
- "9.5 One-shot mode" (page 9-17 in part 1)
- "9.6 Repeat mode" (page 9-20 in part 1)
- "9.7 Single sweep mode" (page 9-23 in part 1)
- "9.8 Repeat sweep mode" (page 9-27 in part 1)
- "9.9 Precautions for A-D converter" (page 9-31 in part 1)

9.2 Block description

Concerning section "9.2 Block description," the 7736 Group differs from the 7733 Group in the following:

• 9.2.5 Port P7 direction register

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "9.2 Block description" (page 9-3 in part 1)

A-D CONVERTER

9.2 Block description

9.2.5 Port P7 direction register

Input pins of the A-D converter are multiplexed with port P7. When using these pins as A-D converter's input pins, set the corresponding bits of the port P7 direction register to "0" to set these ports for the input mode. Figure 9.2.6 shows the relationship between the port P7 direction register and I/O pins of the subclock oscillation circuit and peripheral functions.




Fig. 9.2.6 Relationship between port P7 direction register and I/O pins of sub-clock oscillation circuit and peripheral functions

Analog input pins AN6 and AN7 function as the port P7's I/O pins and also function as I/O pins of the subclock oscillation circuit. For the pin which is forcedly set to the output mode when the function for the subclock oscillation circuit is selected, analog input is disabled. (Refer to "Table 9.2.3.")

Table 9.2.3 Port P7's pin which is forcedly set to output mode

Pin	Conditions where pin is forcedly set to output mode		
P76/AN6/XCOUT	Sub-clock oscillation circuit is operating by itself.		
	(bit 4 at address 6C16 = "1" and bit 2 at address 6F16 = "0")		

A-D CONVERTER

9.2 Block description

MEMO



CHAPTER 10 WATCHDOG TIMER

10.1 Block description

10.2 Operation description

10.3 Precautions for watchdog timer

WATCHDOG TIMER

10.2 Operation description

Concerning chapter "10. WATCHDOG TIMER," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "10.2 Operation description"

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "10.1 Block description" (page 10-2 in part 1)
- "10.3 Precautions for watchdog timer" (page 10-10 in part 1)

10.2 Operation description

Concerning section "10.2 Operation description," the 7736 Group differs from the 7733 Group in the following:

• Figure 10.2.2

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "10.2 Operation description" (page 10-5 in part 1)




Fig. 10.2.2 Structure of oscillation circuit control register 1

CHAPTER 11

STOP AND WAIT MODES

- 11.1 Overview
- 11.2 Clock generating circuit
- 11.3 Stop mode
- 11.4 Wait mode

STOP AND WAIT MODES

11.2 Clock generating circuit

Concerning chapter "11. STOP AND WAIT MODES" of the 7736 Group, description differs depending on the external bus mode.

In external bus mode A, refer to the corresponding sections in part 1; in external bus mode B, refer to the corresponding sections in part 2. Note that, for the structure of the oscillation circuit control register 1, refer to **Figure 11.2.3 in part 3.**

• "11.1 Overview"

External bus modes A and B (page 11-2 in part 1)

• "11.2 Clock generating circuit"

External bus mode A (page 11-3 in part 1)

External bus mode B (page 11-2 in part 2)

• "11.3 Stop mode"

External bus mode A (page 11-6 in part 1)

External bus mode B (page 11-3 in part 2)

• "11.4 Wait mode"

External bus mode A (page 11-13 in part 1)

External bus mode B (page 11-6 in part 2)




Fig. 11.2.3 Structure of oscillation circuit control register 1

CHAPTER 12

CONNECTING EXTERNAL DEVICES

- 12.1 Signals required for accessing external devices
- 12.2 Software wait
- 12.3 Ready function
- 12.4 Hold function

CONNECTING EXTERNAL DEVICES

Concerning chapter "12. CONNECTING EXTERNAL DEVICES," the 7736 Group differs depending on the external bus mode.

In external bus mode A, refer to the corresponding sections in part 1; in external bus mode B, refer to the corresponding sections in part 2.

• "12.1 Signals required for accessing external devices"

External bus mode A (12-2 in part 1)

External bus mode B (page 12-3 in part 2)

• "12.2 Software wait"

External bus mode A (page 12-13 in part 1)

External bus mode B (page 12-16 in part 2)

• "12.3 Ready function"

External bus mode A (page 12-16 in part 1)

External bus mode B (page 12-19 in part 2)

• "12.4 Hold function"

External bus mode A (page 12-19 in part 1)

External bus mode B (page 12-23 in part 2)

CHAPTER 13 RESET

13.1 Hardware reset

13.2 Software reset

RESET

13.1 Hardware reset

Concerning chapter "RESET," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "13.1 Hardware reset"

The following section of the 7736 Group is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "13.2 Software reset" (page 13-12 in part 1)

13.1 Hardware reset

Concerning section "13.1 Hardware reset," the 7736 Group differs from the 7733 Group in the following:

- Table 13.1.1
- Figure 13.1.6 for external bus mode B (Note)

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "13.1 Hardware reset" (page 13-2 in part 1)

Note: In external bus mode A, Figure 13.1.6 of the 7736 Group is the same as that of the 7733 Group.

Table 13.1.1 Pin state while pin RESET is at "L" level

	Pin CNVss's level	Pin (Port) name	Pin state
Mask ROM version	Vss or Vcc	P0 to P10	Floating
		E/RDE	"H" level is output.
Built-in PROM	Vss	P0 to P10	Floating
version		E/RDE	"H" level is output.
	Vss	P0, P1, P3 to P10	Floating
		P2	•Floating when "H" level is applied
	~O/ ₂	, ,	to both or one of pins P51 and P52
			•"H" or "L" level is output when
			"L" level is applied to both of pins
			P51 and P52.
		Ē/RDĒ	"H" level is output.

Figure 13.1.6 for the 7736 Group differs from that for the 7733 Group only in bit 3 at address 6F16.




Fig. 13.1.6 State of SFR area and internal RAM area immediately after reset (4)

MEMO



CHAPTER 14 CLOCK GENERATING CIRCUIT

- 14.1 Overview
- 14.2 Oscillation circuit example
- 14.3 Clock control

CLOCK GENERATING CIRCUIT

14.3 Clock control

Concerning chapter "14. CLOCK GENERATING CIRCUIT," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "14.3 Clock control"

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "14.1 Overview" (page 14-2 in part 1)
- "14.2 Oscillation circuit example" (page 14-3 in part 1)

14.3 Clock control

Concerning section "14.3 Clock control," the 7736 Group differs from that of the 7733 Group in the following:

• Figure 14.3.3

The other description is the same as that of the 7733 Group. Therefore, refer to part 1.

• "14.3 Clock control" (page 14-5 in part 1)




Fig. 14.3.3 Structure of oscillation circuit control register 1

CHAPTER 15

ELECTRICAL CHARACTERISTICS

- 15.1 Absolute maximum ratings
- 15.2 Recommended operating conditions
- 15.3 Electrical characteristics
- 15.4 A-D converter characteristics
- 15.5 Internal peripheral devices
- 15.6 Ready and Hold
- 15.7 Single-chip mode
- 15.8 Memory expansion mode and Microprocessor mode : with no wait
- 15.9 Memory expansion mode and Microprocessor mode: with wait 1
- 15.10 Memory expansion mode and Microprocessor mode: with wait 0
- 15.11 Measuring circuit for ports

 P0 to P10 and pins ϕ_1 and \overline{E}

15.1 Absolute maximum ratings

Electrical characteristics of the M37736MHBXXXGP are described in this chapter.

Concerning chapter "15. ELECTRICAL CHARACTERISTICS," the 7736 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "15.1 Absolute maximum ratings"
- "15.2 Recommended operating conditions"
- "15.3 Electrical characteristics"
- "15.7 Single-chip mode"
- "15.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and \overline{E} "

The following sections of the 7736 Group differ depending on the external bus mode. In external bus mode A, refer to the corresponding sections in part 1; in external bus mode B, refer to the corresponding sections in part 2.

• "15.6 Ready and Hold"

External bus mode A (page 15-11 in part 1)

External bus mode B (page 15-3 in part 2)

"15.8 Memory expansion mode and Microprocessor mode: with no wait"

External bus mode A (page 15-15 in part 1)

External bus mode B (page 15-5 in part 2)

• "15.9 Memory expansion mode and Microprocessor mode: with wait 1"

External bus mode A (page 15-17 in part 1)

External bus mode B (page 15-7 in part 2)

• "15.10 Memory expansion mode and Microprocessor mode: with wait 0"

External bus mode A (page 15-19 in part 1)

External bus mode B (page 15-9 in part 2)

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "15.4 A-D converter characteristics" (page 15-5 in part 1)
- "15.5 Internal peripheral devices" (page 15-6 in part 1)

15.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		–0.3 to 7	V
AVcc	Analog power source voltage		–0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
	Input voltage P00–P07, P10–P17, P20–P27, P30–P33,			
Vı	P40-P47, P50-P57, P60-P67, P70-P77,		-0.3 to Vcc+0.3	V
	P80-P87, P100-P107, VREF, XIN, BSEL			
	Output voltage P00–P07, P10–P17, P20–P27, P30–P33,			
Vo	P40-P47, P50-P57, P60-P67, P70-P77,		-0.3 to Vcc+0.3	V
	P80-P87, P90-P97, P100-P107, Хоит, <u>E</u>			
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

15.2 Recommended operating conditions

15.2 Recommended operating conditions

Recommended operating conditions ($Vcc = 5 V \pm 10 \%$, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Param	neter	Min.	Limits Typ.	Max.	Unit
	_	f(X _{IN}) :Operating	4.5	5.0	5.5	
Vcc	Power source voltage	$f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$		0.0	5.5	V
AVcc	Analog power source voltage	() = == () = == (Vcc		V
Vss	Power source voltage			0		V
AVss	Analog power source voltage			0		V
	High-level input voltage	P0 ₀ –P0 ₇ , P3 ₀ –P3 ₃ , P4 ₀ –P4 ₇ ,				
	Tingit to to the part to mage	P50-P57, P60-P67, P70-P77,	0.01/		.,	
Vih		P80-P87, P100-P107, XIN, RESET,	0.8 Vcc		Vcc	V
		CNVss, BYTE, BSEL, Xcin (Note 3)				
	High-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇	0.0.1/		1/	١,,
Vih		(in single-chip mode)	0.8 Vcc		Vcc	V
	High-level input voltage	P10-P17, P20-P27				
ViH	,	(in memory expansion mode and	0.5 Vcc		Vcc	V
		microprocessor mode)	All Parks			
V.	Low-level input voltage	P00-P07, P30-P33, P40-P47,	C. 8			
	1 1 1 1 1 1 1 1 1 1 1 1	P50-P57, P60-P67, P70-P77,	0		0.0.1/00	.,
VIL		P80-P87, P100-P107, XIN, RESET,	0		0.2 Vcc	V
		CNVss, BYTE, BSEL, Xcin (Note 3)				
	Low-level input voltage	P10-P17, P20-P27	0		0.0.1/00	.,
VIL	-	(in single-chip mode)	U		0.2 Vcc	V
	Low-level input voltage	P10-P17, P20-P27				
VIL	1 1 1 1 1 1 1 1 1 1 1 1	(in memory expansion mode and	0		0.16 Vcc	.,
		microprocessor mode)				V
	High-level peak output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,				
OH (peak)	3 1 - 1 - 1 - 1 - 1	P30-P33, P40-P47, P50-P57,			-10	mA
		P60-P67, P70-P77, P80-P87,				
		P90-P97, P100-P107				
	High-level average output current	P00-P07, P10-P17, P20-P27,				
OH (avg)		P30-P33, P40-P47, P50-P57,			-5	mA
		P60-P67, P70-P77, P80-P87,				
		P90-P97, P100-P107				
	Low-level peak output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,				
OL (peak)		P3 ₀ –P3 ₃ , P4 ₀ –P4 ₃ , P5 ₀ –P5 ₇ ,			10	mA
		P60-P67, P70-P77, P80-P87,				
		P90-P97, P104-P107				
OL (peak)	Low-level peak output current	P4 ₄ –P4 ₇ , P10 ₀ –P10 ₃			20	mA
	Low-level average output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,				
OL (avg)		P30-P33, P40-P43, P50-P57,			5	mA
		$P6_0-P6_7$, $P7_0-P7_7$, $P8_0-P8_7$,				
		P90-P97, P104-P107				
OL (avg)	Low-level average output current				15	mΑ
f(XIN)	Main-clock oscillation frequency	(Note 4)			25	MHz
f(Xcin)	Sub-clock oscillation frequency			32.768	50	kHz

Notes 1: Average output current is the average value in an interval of 100 ms.

- 2: The sum of lo_L(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of lo_H(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of lo_L(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of lo_H(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3: Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1."
- **4:** The maximum value of $f(X_{IN}) = 12.5$ MHz when the main clock division selection bit = "1."

15.3 Electrical characteristics

15.3 Electrical characteristics

Electrical characteristics (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 \text{ MHz}$, unless otherwise noted)

Symbol	Par	ameter	Measuring conditions		Limits		Unit
		ametei	Weasuring conditions	Min.	Тур.	Max.	Offic
Vон	High-level output voltage	P0o-P07, P1o-P17, P2o-P27, P33, P4o-P47, P5o-P57, P6o-P67, P7o-P77, P8o-P87, P9o-P97, P10o-P107	Iон = −10 mA	3			V
Vон	High-level output voltage	P00-P07, P10-P17, P20-P27, P33	Ioн = -400 μA	4.7			V
Vон	High-level output voltage	P3 ₀ –P3 ₂	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.1 4.8			V
Vон	High-level output voltage	Ē	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -400 \mu\text{A}$	3.4 4.8			V
Vol	Low-level output voltage	P0o-P07, P1o-P17, P2o-P27, P33, P4o-P43, P5o-P57, P6o-P67, P7o-P75, P8o-P87, P9o-P97, P104-P107	loL = 10 mA			2	V
Vol	Low-level output voltage	P44-P47, P100-P103	IoL = 20 mA			2	V
Vol	Low-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	IoL = 2 mA			0.45	V
Vol	Low-level output voltage	P3 ₀ –P3 ₂	IoL = 10 mA			1.9 0.43	V
Vol	Low-level output voltage	Ē	IoL = 10 mA IoL = 2 mA			1.6 0.4	V
V _{T+} V _{T-}	, ,	, TAOIN—TA4IN, TBOIN—TB2IN, ADTRG, CTS0, CTS1, CTS2, CLK0, 2, KI0—KI3		0.4		1	V
V _{T+} V _{T-}	Hysteresis RESET			0.2		0.5	V
V _{T+} -V _{T-}	Hysteresis X _{IN}	- CP		0.1		0.4	V
V _{T+} -V _{T-}	Hysteresis Xcin (When	external clock is input)		0.1		0.4	V
Іін	High-level input current	P0o-P07, P1o-P17, P2o-P27, P3o-P33, P4o-P47, P5o-P57, P6o-P67, P7o-P77, P8o-P87, P10o-P107, XIN, RESET, CNVss, BYTE, BSEL	V _I = 5 V			5	μΑ
lı.	Low-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P53, P60, P61, P65- P67, P70-P77, P80-P87, P100-P103, XIN, RESET, CNVss, BYTE, BSEL				– 5	μΑ
lı∟	Low-level input current	P62–P64, P104–P107,	V _I = 0 V, without a pull-up transistor V _I = 0 V,			-5	μΑ
\ /	DAM hold voltage		with a pull-up transistor When clock is stopped	-0.25	-0.5	-1.0	mA V
VRAM	RAM hold voltage		ANTIELL CLOCK IS STOPPED	2			V

15.3 Electrical characteristics 15.4 A-D converter characteristics

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Measuring conditions		Limits		1 1 1 1 1 1
Cymbol	1 didifictor		weasuming conditions	Min.	Тур.	Max.	Unit
		f() (f() f() in V() f() (f() f()	Vcc = 5 V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 12.5$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)				mA
			Vcc = 5V, $f(X_{IN}) = 25$ MHz (Square waveform), $(f(f_2) = 1.5625$ MHz), $f(X_{CIN}) : Stopped$, in operating (Note 1)		1.3	2.6	mA
Icc	Power source other	In single-chip mode, output pins are open, and the other pins are connected to Vss.	$f(X_m) = 25 \text{ MHz} (Square waveform)$		10	20	μΑ
		nected to vss.	Vcc = 5 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)	5	50	100	μΑ
			Vcc = 5 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, when the WIT instruction is executed (Note 4)		5	10	μΑ
			Ta = 25 °C, when clock is stopped			1	μΑ
Nata a 4	. This is small		Ta = 85 °C, when clock is stopped	" 4h		20	μΑ

Notes 1: This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."

- 2: This is applied when the main clock external input selection bit = "1" and the system clock stop selection bit at wait state = "1."
- 3: This is applied when the CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- **4:** This is applied when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1."

15.7 Single-chip mode

15.7 Single-chip mode

Timing requirements (Vcc = 5 V \pm 10 %, Vss = 0 V, Ta = -20 to 85 °C, f(X_{IN}) = 25 MHz (Note 1), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter	Lin	nits	Unit
Symbol	Faiametei	Min.	Min. Max.	Unit
tc	External clock input cycle time (Note 2)	40		ns
t _{w(H)}	External clock input high-level pulse width (Note 3)	15		ns
t _{w(L)}	External clock input low-level pulse width (Note 3)	15		ns
tr	External clock rise time		8	ns
tf	External clock fall time		8	ns
tsu(P0D-E)	Port P0 input setup time	60		ns
tsu(P1D-E)	Port P1 input setup time	60		ns
tsu(P2D-E)	Port P2 input setup time	60		ns
tsu(P3D-E)	Port P3 input setup time	60		ns
tsu(P4D-E)	Port P4 input setup time	60		ns
tsu(P5D-E)	Port P5 input setup time	60		ns
tsu(P6D-E)	Port P6 input setup time	60		ns
tsu(P7D-E)	Port P7 input setup time	60		ns
tsu(P8D-E)	Port P8 input setup time	60		ns
tsu(P10D-E)	Port P10 input setup time	60		ns
th(E-P0D)	Port P0 input hold time	0		ns
th(E-P1D)	Port P1 input hold time	0		ns
th(E-P2D)	Port P2 input hold time	0		ns
th(E-P3D)	Port P3 input hold time	0		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns
th(E-P10D)	Port P10 input hold time	0		ns

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 80 ns.
 - 3: When the main clock division selection bit = "1," values of tw(H)/tc and tw(L)/tc must be set to values from 0.45 through 0.55.


Switching characteristics ($Vcc = 5 \text{ V} \pm 10 \text{ %}$, Vss = 0 V, Ta = -20 to 85 °C, $f(X_{IN}) = 25 \text{ MHz}$ (Note), unless otherwise noted)

Cymbol	Doromotor	Magazzing appditions	Limits		11
Symbol	Parameter	Measuring conditions	Min.	Max.	Unit
td(E-P0Q)	Port P0 data output delay time			80	ns
td(E-P1Q)	Port P1 data output delay time			80	ns
t _{d(E-P2Q)}	Port P2 data output delay time			80	ns
t _{d(E-P3Q)}	Port P3 data output delay time			80	ns
t _{d(E-P4Q)}	Port P4 data output delay time	Fig. 15.11.1		80	ns
td(E-P5Q)	Port P5 data output delay time			80	ns
td(E-P6Q)	Port P6 data output delay time			80	ns
t _{d(E-P7Q)}	Port P7 data output delay time			80	ns
td(E-P8Q)	Port P8 data output delay time			80	ns
td(E-P9Q)	Port P9 data output delay time			80	
td(E-P10Q)	Port P10 data output delay time			80	

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 12.5$ MHz.

15.7 Single-chip mode

Single-chip mode



(i = 0 to 10)

Measuring conditions

Port Pi input

•Vcc = 5 V ± 10 %

•Input timing voltage : $V_{IL} = 1.0 \text{ V}, V_{IH} = 4.0 \text{ V}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}, V_{OH} = 2.0 \text{ V}$

15.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and \overline{E}

15.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and \overline{E}




Fig. 15.11.1 Measuring circuit for ports P0 to P10 and pins ϕ_1 and \overline{E}

CHAPTER 16 STANDARD CHARACTERISTICS

16.1 Standard characteristics

STANDARD CHARACTERISTICS

16.1 Standard characteristics

Concerning chapter "16. STANDARD CHARACTERISTICS," the 7736 Group differs from the 7733 Group in the following sections. Therefore, only the deferences are described in this chapter:

- "16.1.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P5 to P9, and P104 to P107
- "16.1.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P100 to P103

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- •"16.1.3 Icc-f(XIN) standard characteristics" (page 16-4 in part 1)
- •"16.1.4 A-D converter standard characteristics" (page 16-5 in part 1)



STANDARD CHARACTERISTICS


16.1 Standard characteristics

16.1 Standard characteristics


Standard characteristics described below are characteristic examples of the M37736MHBXXXGP and are not guaranteed. For each parameter's limits, refer to chapter "15. ELECTRICAL CHARACTERISTICS."

16.1.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P5 to P9, and P104 to P107

(1) P-channel IOH-VOH characteristics



(2) N-channel IOL-VOL characteristics




STANDARD CHARACTERISTICS

16.1 Standard characteristics

16.1.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P100 to P103


(1) P-channel Іон-Vон characteristics

Power source voltage VCC = 5 V



(2) N-channel IoL-Vol characteristics

Power source voltage VCC = 5 V



CHAPTER 17

APPLICATIONS

- 17.1 Memory expansion
- 17.2 Serial I/O
- 17.3 Watchdog timer
- 17.4 Power saving
- 17.5 Timer B

Concerning chapter "17. APPLICATIONS," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "17.4 Power saving"

The following section of the 7736 Group differs depending on the external bus mode, which is A or B:

• "17.1 Memory expansion"

External bus mode A (page 17-2 in part 1)

External bus mode B (page 17-2 in part 2)

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "17.2 Serial I/O" (page 17-28 in part 1)
- "17.3 Watchdog timer" (page 17-41 in part 1)
- "17.5 Timer B" (page 17-54 in part 1)



17.4 Power saving

17.4 Power saving

Power saving examples (in other words, examples to save power consumption) with the stop or wait mode used in external bus mode A are described below. The following examples differ from examples in external bus mode B only in external bus pins allocated to ports P0 to P3. Therefore, for power saving in external bus mode B, refer to this section.

17.4.1 Power saving example with stop mode used

In this example, power saving is realized by using the stop mode. The stop mode is terminated by using the key input interrupt function.

(1) Specifications

- ① The microcomputer operates in the single-chip mode.
- ② Pins P100 to P103 are used as output pins for the key matrix scanning. Input pins (KI0 to KI3) for the key input interrupt function are used as key input pins. Pins KI0 to KI3 are pulled high by using the pull-up function.
- 3 The initial output levels of pins P100 to P103 are "L."
- When a key input interrupt request occurs owing to a key push, the key data is read-in. (This reading is surely performed independent of power saving.)
- ⑤ In the stop mode, interrupts other than a key input interrupt are disabled.
- ⑥ An external clock is used as the main clock.

17.4 Power saving

(2) Initial settings for related registers




Fig. 17.4.1 Initial settings for related registers

(3) Approximate flowchart




Fig. 17.4.2 Approximate flowchart

17.4 Power saving

(4) Settings for performing power saving in memory expansion or microprocessor mode
In the memory expansion or microprocessor mode, when saving power consumption, it is necessary
to fix the I/O pins' levels of the external bus and bus control signals in the stop mode. For this
purpose, set the standby state selection bit to "1."






Fig. 17.4.3 Fixing I/O pins' levels of external bus and bus control signals (Microprocessor mode)

17.4 Power saving

17.4.2 Power saving example with wait mode used

In this example, power saving is realized by using the wait mode. While power is saved, the clock function is realized by using the clock timer (Timer B2).

(1) Specifications

- ① The microcomputer operates in the single-chip mode.
- ② The frequency of the sub clock (f(XCIN)) = 32.768 kHz. An external clock is used as the sub clock.
- 3 Clock counting is performed by using the clock timer. (An interrupt request occurs every second.)
- ⊕ When an INTo interrupt request occurs (Note), the wait mode is terminated.
 - Note: An interrupt request occurs at every falling edge of the signal input from pin INTo.
- ⑤ In the wait mode, interrupts other than the following interrupts are disabled.
 - •Timer B2 interrupt
 - •INTo interrupt
- 6 An external input is used as the main clock.



(2) Initial settings for related registers




Fig. 17.4.4 Initial settings for related registers

17.4 Power saving

(3) Approximate flowchart





Fig. 17.4.5 Approximate flowchart (1)

17.4 Power saving

Notes 1: When pin VREF and resistor ladder network are connected, current flows into the resistor ladder network.

When using the A-D converter after the wait mode is terminated, do as follows:

- q Reconnect pin VREF and resistor ladder network.
- wAnd then, start A-D conversion after a period of 1 µs or more passed.
- 2: When a port is connected to an external device and so on, there is a possibility that current consumption increases according to the port's level.
 - In order to avoid this problem, do as follows:
 - •When output mode is selected: Fix the port's level to a level where no current flows into the external.
 - •When input mode is selected: Pull the port high or low via a resistor. (Floating state is disabled.)
- **3:** Do not switch the system clock until oscillation of a clock which is input from the external is stabilized.



has occurred or not

[F_WIT]: Flag used to determine whether an INTo interrupt request

Fig. 17.4.6 Approximate flowchart (2)

17.4 Power saving




Fig. 17.4.7 State of main clock, sub clock, and system clock

CHAPTER 18

LOW VOLTAGE VERSION

- 18.1 Performance overview
- 18.2 Pin configuration
- 18.3 Functional description
- 18.4 Electrical characteristics
- 18.5 Standard characteristics
- 18.6 Applications

Concerning chapter "18. LOW VOLTAGE VERSION," the 7736 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this chapter:

- "18.1 Performance overview"
- "18.2 Pin configuration"
- "18.3 Functional description"
- "18.4 Electrical characteristics"
- "18.5 Standard characteristics"
- "18.6 Applications"



18.1 Performance overview

18.1 Performance overview

Concerning section "18.1 Performance overview," the 7736 Group differs from the 7733 Group in the following:

• TABLE 18.1.1: programmable I/O ports, output port, memory expansion, and package

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "18.1 Performance overview" (page 18-3 in part 1)

Table 18.1.1 M37736MHLXXXHP performance overview

Items		Performance
Programmable I/O ports Ports P0-P2, P4-P8, P10 8		8 bits X 8
	Port P3	4 bits X 1
Output port P9		8 bits X 1
Memory expansion		Possible
		• External bus mode A: Maximum of 16 Mbytes
		External bus mode B: Maximum of 1 Mbytes
Package		100-pin plastic molded fine-pitch QFP

18.2 Pin configuration

18.2 Pin configuration

Figure 18.2.1 shows the M37736MHLXXXHP pin configuration.




Fig. 18.2.1 M37736MHLXXXHP pin configuration (Top view)

18.3 Functional description

18.3 Functional description

The M37736MHLXXXHP has the same functions as the M37736MHBXXXGP except for the power-on reset conditions. For the power-on reset conditions, refer to section 18.3.1 in part 1.

For the other functions, refer to the corresponding chapters in parts 2 and 3:

- Part 2: Chapters "4. INTERRUPTS" to "9. A-D CONVERTER"
- Part 3: Chapters "2. CENTRAL PROCESSING UNIT," "3. PROGRAMMABLE I/O PORTS," "8. SERIAL I/O" to "14. CLOCK GENERATING CIRCUIT"



18.4 Electrical characteristics

18.4 Electrical characteristics

Concerning section "18.4 Electrical characteristics," the 7736 Group differs from the 7733 Group in the following sections:

- "18.4.1 Absolute maximum ratings"
- "18.4.2 Recommended operating conditions"
- "18.4.3 Electrical characteristics"
- "18.4.7 Single-chip mode"
- "18.4.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and \overline{E} "

The following sections of the 7736 Group differ depending on the external bus mode. In external bus mode A, refer to the corresponding sections in part 1; in external bus mode B, refer to the corresponding sections in part 2.

• "18.4.6 Ready and Hold"

External bus mode A (page 18-16 in part 1)

External bus mode B (page 18-5 in part 2)

"18.4.8 Memory expansion mode and Microprocessor mode: with no wait"

External bus mode A (page 18-20 in part 1)

External bus mode B (page 18-7 in part 2)

• "18.4.9 Memory expansion mode and Microprocessor mode: with wait 1"

External bus mode A (page 18-22 in part 1)

External bus mode B (page 18-9 in part 2)

• "18.4.10 Memory expansion mode and Microprocessor mode: with wait 0"

External bus mode A (page 18-24 in part 1)

External bus mode B (page 18-11 in part 2)

The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, for these sections, refer to part 1:

- "18.4.4 A-D converter characteristics" (page 18-10 in part 1)
- "18.4.5 Internal peripheral devices" (page 18-11 in part 1)

18.4 Electrical characteristics

18.4.1 Absolute maximum ratings

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		–0.3 to 7	V
AVcc	Analog power source voltage		–0.3 to 7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to 12	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P100–P107, VREF, XIN, BSEL		-0.3 to Vcc+0.3	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P33, P40–P47, P50–P57, P60–P67, P70–P77, P80–P87, P90–P97, P100–P107, Xout, E		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to 85	°C
T _{stg}	Storage temperature		-65 to 150	°C

18.4 Electrical characteristics

18.4.2 Recommended operating conditions

Recommended operating conditions (Vcc = 2.7 to 5.5 V, $Ta = -40 \text{ to } 85 ^{\circ}\text{C}$, unless otherwise noted)

		vcc = 2.7 to 5.5 V, Ta = -40 to 6	,	Limits			
Symbol	Param	neter	Min.	Тур.	Max.	Unit	
Vcc	L DOWAR COURCE VOITAGE	f(X _{IN}) :Operating	2.7		5.5	V	
		$f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768 \text{ kHz}$	2.7		5.5	_	
AVcc	Analog power source voltage			Vcc		V	
Vss	Power source voltage			0		V	
AVss	Analog power source voltage			0		V	
Vін	High-level input voltage	P00-P07, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P100-P107, XIN, RESET, CNVss, BYTE, BSEL, XCIN (Note 3)	0.8 Vcc		Vcc	V	
ViH	High-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ (in single-chip mode)	0.8 Vcc		Vcc	V	
Vін	High-level input voltage	P10-P17, P20-P27 (in memory expansion mode and microprocessor mode)	0.5 Vcc		Vcc	V	
VIL	Low-level input voltage	P00-P07, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P100-P107, XIN, RESET, CNVss,BYTE, BSEL, XCIN (Note 3)	0		0.2 Vcc	V	
VIL	Low-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ (in single-chip mode)	0		0.2 Vcc	V	
VIL	Low-level input voltage	P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ (in memory expansion mode and microprocessor mode)	0		0.16 Vcc	V	
OH (peak)	High-level peak output current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, P90-P97, P100-P107			-10	mA	
OH (avg)	High-level average output current	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ ,			- 5	mA	
OL (peak)	Low-level peak output current	P00–P07, P10–P17, P20–P27, P30–P33, P40–P43, P54–P57, P60–P67, P70–P77, P80–P87, P90–P97, P104–P107			10	mA	
OL (peak)	Low-level peak output current	P44-P47, P100-P103			16	mA	
OL (avg)	Low-level average output current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P43, P54-P57, P60-P67, P70-P77, P80-P87, P90-P97, P104-P107			5	mA	
OL (avg)	Low-level average output current	P4 ₄ –P4 ₇ , P10 ₀ –P10 ₃			12	mΑ	
f(XIN)		(Note 4)			12	MHz	
f(Xcin)	Sub-clock oscillation frequency			32.768	50	kHz	

Notes 1: Average output current is the average value of an interval of 100 ms.

- 2: The sum of IoL(peak) for ports P0, P1, P2, P3, P8 and P9 must be 80 mA or less, the sum of IoH(peak) for ports P0, P1, P2, P3, P8 and P9 must be 80 mA or less, the sum of IoL(peak) for ports P4, P5, P6, P7 and P10 must be 100 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, P7 and P10 must be 80 mA or less.
- 3: Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1."
- **4:** The maximum value of $f(X_{IN}) = 6$ MHz when the main clock division selection bit = "1."

18.4 Electrical characteristics

18.4.3 Electrical characteristics

Electrical characteristics (Vcc = 5 V, Vss = 0 V, $Ta = -40 \text{ to } 85 ^{\circ}\text{C}$, $f(X_{IN}) = 12 \text{ MHz}$, unless otherwise noted)

Symbol	Par	ameter	Test condition	ons	Min.	Limits Typ.	Max.	Unit
	High-level output voltage	P00-P07, P10-P17, P20-P27,	Vac. 5 V I 10	· m Λ		ıyρ.	WIGA.	
Vон		D32 D42_D47 D52_D57	Vcc = 5 V, IoH = -10		3			V
		P60–P67, P70–P77, P80–P87, P90–P97, P100–P107	Vcc = 3 V, Ioh = -1 r	mA	2.5			
Vон	High-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	Vcc = 5 V, IoH = -40	0 μΑ	4.7			V
Vон	High-level output voltage	P30-P32	Vcc = 5 V, IoH = -10	mA	3.1			
VOH			Vcc = 5 V, IoH = -40		4.8			V
			Vcc = 3 V, IoH = -1 r		2.6			•
Vон	High-level output voltage	Ē	Vcc = 5 V, loh = -10		3.4			
VOH			Vcc = 5 V, IoH = -40	0 μΑ	4.8			V
			Vcc = 3 V, $IoH = -1 r$		2.6			
Vol	Low-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃ , P4 ₀ –P4 ₃ , P5 ₀ –P5 ₇ ,	Vcc = 5 V, loL = 10 r	nA	•		2	V
		P60–P67, P70–P75, P80–P87, P90–P97, P104–P107					0.5	V
Vol	Low-level output voltage	P44-P47, P50-P53	Vcc = 5 V, lol = 16 r				1.8	V
			Vcc = 3 V, $IoL = 10 r$	nA			1.5	V
Vol	Low-level output voltage	P0 ₀ –P0 ₇ , P1 ₀ –P1 ₇ , P2 ₀ –P2 ₇ , P3 ₃	Vcc = 5 V, loL = 2 m				0.45	V
Vol	Low-level output voltage	P30-P32	Vcc = 5 V, $IoL = 10 n$				1.9	
VOL			Vcc = 5 V, $IoL = 2 m$				0.43	V
			Vcc = 3 V, lol = 1 m	Α			0.4	
Vol	Low-level output voltage	Ē	Vcc = 5 V, lol = 10 r	mA			1.6	
VOL			Vcc = 5 V, lol = 2 m	Α			0.4	V
			Vcc = 3 V, lol = 1 m	A			0.4	
$V_{T+}-V_{T-}$, TA0IN-TA4IN, TB0IN-TB2IN,	Vcc = 5 V		0.4		1	
		ADTRG, CTS0, CTS1, CTS2, CLK0,						V
	CLK ₁ , CLK ₂	2, Klo–Kl3	Vcc = 3 V		0.1		0.7	
$V_{T+}-V_{T-}$	Hysteresis RESET		Vcc = 5 V		0.2		0.5	V
			Vcc = 3 V		0.1		0.4	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}		Vcc = 5 V		0.1		0.4	٧
			Vcc = 3 V		0.06		0.26	V
$V_{T+}-V_{T-}$	Hysteresis XcIN (When exte	ernal clock is input)	Vcc = 5 V		0.1		0.4	V
			Vcc = 3 V		0.06		0.26	V
Іін	High-level input current	P00-P07, P10-P17, P20-P27, P30-P33, P40-P47, P50-P57,	Vcc = 5 V, V _i = 5 V				5	0
		P60–P67, P70–P77, P80–P87, P100–P107, XIN, RESET, CNVss, BYTE, BSEL	Vcc = 3 V, V _I = 3 V				4	μΑ
lıL	Low-level input current	P0o-P07, P1o-P17, P2o-P27, P3o-P33, P4o-P47, P5o-P57,	Vcc = 5 V, V _I = 0 V				- 5	μΑ
		P60, P61, P65– P67, P70–P77, P80–P87, P100–P107, XIN, RESET, CNVss, BYTE, BSEL	Vcc = 3 V, V _I = 0 V				-4	μΑ
lı∟	Low-level input current	P62–P64, P104–P107	V ₁ = 0 V,	Vcc = 5 V			-5	
IIL		. 32 . 0., . 101 1 101	without a pull-up transistor	Vcc = 3 V			<u>-4</u>	μΑ
			$V_i = 0 \text{ V},$	Vcc = 5 V	-0.25	-0.5	-1.0	
			with a pull-up transistor	Vcc = 3 V	-0.08		-0.35	mΑ
1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0.00	20	3.50	

18.4 Electrical characteristics

ELECTRICAL CHARACTERISTICS (Vcc= 5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	ol Parameter		Measuring conditions			Limits			
Cyllibol	1 didifictor			Min.	Тур.	Max.	Unit		
			Vcc = 5 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		4.5	9	mA		
			Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 6$ MHz), $f(X_{CIN}) = 32.768$ kHz, in operating (Note 1)		3	6	mA		
Icc		' '	Vcc = 3 V, $f(X_{IN}) = 12$ MHz (Square waveform), $(f(f_2) = 0.75$ MHz), $f(X_{CIN})$: Stopped, in operating (Note 1)		0.4	0.8	mA		
	Power source current		Vcc = 3V, $f(X_{IN}) = 12$ MHz (Square waveform), $f(X_{CIN}) = 32.768$ kHz, when the WIT instruction is executed (Note 2)		6	12	μΑ		
			Vcc = 3 V, $f(X_{IN})$: Stopped, $f(X_{CIN})$: 32.768 kHz, in operating (Note 3)		30	60	μΑ		
			$\label{eq:vcc} $		3	6	μΑ		
			Ta = 25 °C, when clock is stopped			1	μΑ		
			Ta = 85 °C, when clock is stopped			20	μΑ		

Notes 1: This is applied when the main clock external input selection bit = "1," the main clock division selection bit = "0," and the signal output disable selection bit = "1."

- 2: This is applied when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1."
- **3:** This is applied when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- **4:** This is applied when the Xcout drivability selection bit = "0" and the system clock stop bit at wait state = "1."

18.4 Electrical characteristics

18.4.7 Single-chip mode

Timing requirements (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN}) = 12$ MHz (**Note 1**), unless otherwise noted)

* The rise/fall time of an input signal must be 100 ns or less, unless otherwise noted.

Symbol	Parameter		Limits		
Syllibol			Max.	Unit	
tc	External clock input cycle time (Note 2)	83		ns	
t _{w(H)}	External clock input high-level pulse width (Note 3)	33		ns	
t _{w(L)}	External clock input low-level pulse width (Note 3)	33		ns	
tr	External clock rise time		15	ns	
tf	External clock fall time		15	ns	
tsu(P0D-E)	Port P0 input setup time	200		ns	
tsu(P1D-E)	Port P1 input setup time	200		ns	
tsu(P2D-E)	Port P2 input setup time	200		ns	
tsu(P3D-E)	Port P3 input setup time	200		ns	
tsu(P4D-E)	Port P4 input setup time	200		ns	
tsu(P5D-E)	Port P5 input setup time	200		ns	
tsu(P6D-E)	Port P6 input setup time	200		ns	
tsu(P7D-E)	Port P7 input setup time	200		ns	
tsu(P8D-E)	Port P8 input setup time	200		ns	
tsu(P10D-E)	Port P10 input setup time	200		ns	
th(E-P0D)	Port P0 input hold time	0		ns	
th(E-P1D)	Port P1 input hold time	0		ns	
th(E-P2D)	Port P2 input hold time	0		ns	
th(E-P3D)	Port P3 input hold time	0		ns	
th(E-P4D)	Port P4 input hold time	0		ns	
th(E-P5D)	Port P5 input hold time	0		ns	
th(E-P6D)	Port P6 input hold time	0		ns	
th(E-P7D)	Port P7 input hold time	0		ns	
th(E-P8D)	Port P8 input hold time	0		ns	
th(E-P10D)	Port P10 input hold time	0		ns	

- **Notes 1:** This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.
 - 2: When the main clock division selection bit = "1," the minimum value of tc = 166 ns.
 - 3: When the main clock division selection bit = "1," values of $tw_{(H)}/tc$ and $tw_{(L)}/tc$ must be set to values from 0.45 through 0.55.


Switching characteristics (Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, $f(X_{IN})$ = 12 MHz (Note), unless otherwise noted)

Cumbal	Doromotor	Magazzina appditiona	Lin	1.1	
Symbol	Parameter	Measuring conditions	Min.	Max.	Unit
td(E-P0Q)	Port P0 data output delay time			300	ns
td(E-P1Q)	Port P1 data output delay time			300	ns
td(E-P2Q)	Port P2 data output delay time			300	ns
td(E-P3Q)	Port P3 data output delay time			300	ns
td(E-P4Q)	Port P4 data output delay time	Fig. 18.4.1		300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
td(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns
td(E-P9Q)	Port P9 data output delay time			300	ns
t d(E–P10Q)	Port P10 data output delay time			300	ns

Note: This is applied when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

18.4 Electrical characteristics

Single-chip mode



Measuring conditions

•Vcc = 2.7 to 5.5 V

•Input timing voltage : $V_{IL} = 0.2 \text{ Vcc}$, $V_{IH} = 0.8 \text{ Vcc}$ •Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

18.4 Electrical characteristics

18.4.11 Measuring circuit for ports P0 to P10 and pins ϕ 1 and $\overline{\mathsf{E}}$




Fig. 18.4.1 Measuring circuit for ports P0 to P10 and pins ϕ_1 and \overline{E}

18.5 Standard characteristics

18.5 Standard characteristics

Concerning section "18.5 Standard characteristics," the 7736 Group differs from the 7733 Group in the following sections. Therefore, only the differences are described in this section:

- "18.5.1 Programmable I/O port (CMOS output) standard characteristics: P0 to P3, P40 to P43, P5 to P9, and P104 to P107
- "18.5.2 Programmable I/O port (CMOS output) standard characteristics: P44 to P47 and P100 to P103

The other description is the same as that of the 7736 Group. Therefore, refer to part 1:


•"18.5 Standard characteristics" (page 18-27 in part 1)

Standard characteristics described below are characteristics examples of the M37736MHLXXXHP and are not guaranteed. For each parameter's limits, refer to section "18.4 Electrical characteristics."

18.5.1 Programmable I/O port (CMOS output) standard characteristics: Ports P0 to P3, P40-P43, P5-P9 and P104-P107


(1) P-channel IOH-VOH characteristics

Power source voltage Vcc = 3 V



(2) N-channel IOL-VOL characteristics

Power source voltage Vcc = 3 V




18.5 Standard characteristics

18.5.2 Programmable I/O port (CMOS output) standard characteristics: Ports P44 to P47 and P50 to P53


(1) P-channel IOH-VOH characteristics

Power source voltage Vcc = 3 V



(2) N-channel IOL-VOL characteristics

Power source voltage Vcc = 3 V



18.6 Applications

18.6 Applications

In external bus mode A, section "18.6 Applications" is the same as that of the 7733 Group. Therefore, refer to part 1:

• "18.6 Applications" (page 18-32 in part 1)

In external bus mode B, section "18.6 Applications" is the same as that of the 7735 Group. Therefore, refer to part 2:

• "18.6 Applications" (page 18-13 in part 2)



CHAPTER 19 BUILT-IN PROM VERSION

19.1 EPROM mode19.2 Usage precaution

BUILT-IN PROM VERSION

19.1 EPROM mode

19.1 EPROM mode

Concerning chapter "19. BUILT-IN PROM VERSION," the 7736 Group differs from the 7733 Group in the following section. Therefore, only the differences are described in this chapter:

• "19.1 EPROM mode"

The following section is the same as that of the 7733 Group. Therefore, for this section, refer to part 1:

• "19.2 Usage precaution" (page 19-10 in part 1)

19.1 EPROM mode

Concerning section "19.1 EPROM mode," the 7736 Group differs from the 7733 Group in the following:

- Table 19.1.1
- Figures 19.1.1 and 19.1.2

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "19.1 EPROM mode" (page 19-3 in part 1)

Table 19.1.1 Pin description in EPROM mode

Pin	Name	Input/Output	Functions
P90-P97	Input port P9	Input	Connect to Vss.
P100-P107	Input port P10	Input	Connect to Vss.
BSEL	Bus select input	Input	Connect to pin Vcc.
EVL0, EVL1	_	Output	Left open.

BUILT-IN PROM VERSION

19.1 EPROM mode




Fig. 19.1.1 Pin connections in EPROM mode (M37736EHBGP)

BUILT-IN PROM VERSION

19.1 EPROM mode




Fig. 19.1.2 Pin connections in EPROM mode (M37736EHLHP)

APPENDIX

Appendix 1. Memory allocation of 7736 Group

Appendix 2. Memory allocation in SFR area

Appendix 3. Control registers

Appendix 4. Package outlines

Appendix 5. Hexadecimal instruction code table

Appendix 6. Machine instructions

Appendix 7. Examples of handling unused pins

Appendix 8. Countermeasure examples against noise

Appendix 9. Q & A

APPENDIX

Concerning chapter "APPENDIX," the 7736 Group differs from the 7733 Group in the following secti Therefore, only the differences are described in this chapte r:

- "Appendix 1. Memory allocation of 7736 Group"
- "Appendix 2. Memory allocation in SFR area"
- "Appendix 3. Control registers"
- "Appendix 4. Package outlines"
- "Appendix 7. Examples of handling unused pins"

Note: The following sections of the 7736 Group are the same as those of the 7733 Group. Therefore, these sections, refer to part 1:

- "Appendix 5. Hexadecimal instruction code table" (page 21-41 in part 1)
- "Appendix 6. Machine instructions" (page 21-44 in part 1)
- "Appendix 8. Countermeasure examples against noise" (page 21-61 in part 1)
- "Appendix 9. Q & A" (page 21-71 in part 1)

Appendix 1. Memory allocation of 7736 Group

1. M37736MHBXXXGP, M37736EHBXXXGP, M37736EHBGS, M37736MHLXXXHP, M37736EHLXXXHP




Fig. 1 Memory allocation of M37736MHBXXXGP, M37736EHBXXXGP, M37736EHBGS, M37736MHLXXXHP, M37736EHLXXXHP (1)




Fig. 2 Memory allocation of M37736MHBXXXGP, M37736EHBXXXGP, M37736EHBGS, M37736MHLXXXHP, M37736EHLXXXHP (2)




Fig. 3 Memory allocation of M37736MHBXXXGP, M37736EHBXXXGP, M37736EHBGS, M37736MHLXXXHP, M37736EHLXXXHP (3)

APPENDIX

Appendix 2. Memory allocation in SFR area

Appendix 2. Memory allocation in SFR area


Concerning section "Appendix 2. Memory allocation in SFR area," the 7736 Group differs from the 7733 Group in the following:

• Address 6F16 (Refer to Figure 8.)

The other description is the same as that of the 7733 Group. Therefore, refer to part 1:

• "Appendix 2. Memory allocation in SFR area" (page 21-6 in part 1)





- *1 A value of "FFF16" is set to the watchdog timer. (Refer to chapter "10. WATCHDOG TIMER" in part 1.)
- *2 For access characteristics at address 6C16, also refer to Figure 14.3.2 in part 1.
- ***3** Do not wirte to the reserved area.
- ■Internal RAM area (M37736MHBXXXGP: addresses 8016 to FFF16)
 - At hardware reset
 - (not including the case where the stop or wait mode is terminated)...Undefined.
- At software reset...Retains the state immediately before reset.
- When the stop or wait mode is terminated

(when the hardware reset is used)...Retains the state immediately before the **STP** or **WIT** instruction is executed.

Fig. 8 Memory allocation in SFR area (4)

APPENDIX

Appendix 3. Control registers

Appendix 3. Control registers

Concerning section "Appendix 3. Control registers," the 7736 Group differs from the 7733 Group in the following:


- Port Pi register
- Port Pi direction register
- Port function control register
- Oscillation circuit control register 1

The other control registers are the same as those of the 7733 Group. Therefore, for the other control registers, refer to part 1:

• "Appendix 3. Control registers" (page 21-10 in part 1)




Port Pi register



Notes 1: Writing to bits 4 to 7 of the port P3 register is invalid and these bits are fixed to "0" when they are read.

2: After reset, be sure to write data to the port P9 register.

Port Pi direction register



Note: Writing to bits 4 to 7 of the port P3 direction register is invalid and these bits are fixed to "0" when they are read.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Corresponding pin	Pi ₇	Pi ₆	Pi ₅	Pi4	Pi ₃	Pi ₂	Pi ₁	Pi ₀

Port function control register

b7	b6	b5	b4	b3	b2	. b	1 b0)					
Ļ	Ļ	Ļ	0	Ļ	Ļ	Ι,	١.	_ P	ort fund	ction control register (address	6D ₁₆)		
-									Bit	Bit name	Functions	At reset	RW
							_		. 0	Standby state selection bit	0: Pins P0 to P3 are used for the external bus output. 1: Pins P0 to P3 are used for the port output.	0	RW
									1	Sub-clock output selection bit/ Timer B2 clock source selection bit	Port-Xc selection bit* = "0" (when the sub clock is not used) Timer B2 (event counter mode) clock source selection (Note 1) 0: TB2IN input (event counter mode) 1: Main clock divided by 32 (clock timer) Port-Xc selection bit = "1" (when the sub clock is used) Sub-clock output selection 0: Pin P67/TB2IN/∮SUB functions as a programmable I/O port. 1: Sub clock ∮SUB is output from pin P67/TB2IN/∮SUB.	0	RW
					į				- 2	Timer B1 internal connect selection bit (Note 2)	No internal connection Internal connection with timer B2	0	RW
				į.					. 3	Port P6 pull-up selection bit 0	0: No pull-up for pins P62/INTo and P63/INTo 1: With pull-up for pins P62/INTo and P63/INTo	0	RW
			į						4	Must be fixed to "0."		0	RW
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		-							5	Port P6 pull-up selection bit 1	•Key input interrupt selection bit = "0" 0: No pull-up for pin P64/INT2 1: With pull-up for pin P64/INT2 •Key input interrupt selection bit = "1" 0: Pin P64/INT2 is a port with no pull-up. 1: Pin P64/INT2 is an input pin with pull-up and is used for the key input interrupt.	0	RW
	i.								6	Port P10 pull-up selection bit	0: No pull-up for pins P104/Klo to P107/Kls 1: With pull-up for pins P104/Klo to P107/Kls	0	RW
į						•			. 7	Key input interrupt selection bit	0: INT2 interrupt 1: Key input interrupt	0	RW

Port-Xc selection bit* : Bit 4 of the oscillation circuit control register 0 (address $6C_{16}$)

Notes 1: When the port-Xc selection bit = "0" and timer B2 operates in the timer mode or the pulse period /pulse width measurement mode, bit 1 is invalid.

2: When timer B1 operates in the event counter mode, bit 2 is valid.

Oscillation circuit control register 1

b7 b6 b5 b4 b3 b2 b1 b0	Oscilla	tion circuit control register 1 (a	ddress 6F ₁₆)		
	Bit	Bit name	Functions	At reset	RW
	0	Main clock division selection bit (Note 1)	0: Main clock is divided by 2. 1: Main clock is not divided by 2.	0	RW
1	1	Main clock external input selection bit (Note 1)	O: Main-clock oscillation circuit is operating by itself. Watchdog timer is used when terminating stop mode. 1: Main clock is input from the external. Watchdog timer is not used when terminating stop mode.	0	RW
	2	Sub clock external input selection bit (Note 1)	O: Sub-clock oscillation circuit is operating by itself. Pin P76 functions as pin Xcour. Watchdog timer is used when terminating stop mode. 1: Sub clock is input from the external. Pin P76 functions as a programmable I/O port. Watchdog timer is not used when terminating stop mode.	0	RW
	3	This bit is ignored.		1	RW
<u> </u>	4	Must be fixed to "0" (Note 2).		0	RW
	5	Not implemented.		Undefined	_
	6	Not implemented.		Undefined	_
į	7	Clock prescaler reset bit	By writing "1" to this bit, clock prescaler is initialized.	0	WO


Notes 1: When writing to this register, follow the procedure shown in Figure 10.2.3.

2: The case where data "010101012" is written with the procedure shown in Figure 10.2.3 is not included.


When performing clock prescaler reset


Write data "8016." (LDM instruction)

• When writing to bits 0 to 3



Appendix 4. Package outlines





Appendix 7. Examples of handling unused pins

Appendix 7. Examples of handling unused pins

The following are examples of handling unused pins.

These are, however, just examples. In actual use, <u>make the necessary adaptations and properly evaluate performance</u> according to the user's application.

1. In single-chip mode

Table 1 Examples of handling unused pins in single-chip mode

Pins	Handling example
P0-P8, P10	Connect these pins to pin Vcc or Vss via resistors after the
	pins are set to the input mode, or leave these pins open after
	they are set to the output mode (Note 1).
P9	Leave these pins open after writing data to the port P9 register (Note 3).
E, RDE	Leave this pin open.
EVL0, EVL1	
XOUT (Note 2)	
AVcc	Connect this pin to pin Vcc.
AVss, VREF, BYTE	Connect these pins to pin Vss.
BSEL	Connect this pin to pin Vcc or Vss.

Notes 1: When leaving these pins open after they are set to the outpu

these pins

function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power sou ports function as input ports.

Software reliability can be enhanced when the contents of th set periodically. This is because these contents may be chan which occurs owing to noise, etc.

' direction registers are

- For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
- 2: This is applied when an external clock is input to pin XIN.
- **3:** When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 9 Examples of handling unused pins in single-chip mode

2. In memory expansion mode (External bus mode A)

Table 2 Examples of handling unused pins in memory expansion mode (External bus mode A)

Pins	Handling example
P42-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
(Note 7)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 8).
BHE (Note 3), ALE (Note 4), HLDA	Leave these pins open. (Note 5)
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - 4: This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - 5: When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - **6:** This is applied when an external clock is input to pin XIN.
 - 7: Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47, P5 to P8 and P10.
 - 8: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 10 Examples of handling unused pins in memory expansionmode (External bus mode A)

APPENDIX

Appendix 7. Examples of handling unused pins

3. In memory expansion mode (External bus mode B)

Table 3 Examples of handling unused pins in memory expansion mode (External bus mode B)

Pins	Handling example
P42-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
(Note 5)	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 6).
WHE, WHL, RDE,	Leave these pins open. (Note 3)
HLDA, CS0-CS4, RSMP	
XOUT (Note 4)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVcc	Connect this pin to pin Vcc.
AVss, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports. Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the memory expansion mode by software. Therefore, a voltage level of this pin is undefined and the power source current may increase while this pin functions as an input port.
 - 4: This is applied when an external clock is input to pin XIN.
 - **5:** Set pin P42/ ϕ 1 as pin P42. (Clock ϕ 1 output is disabled.) And then, for this pin, do the same handling as that for pins P43 to P47, P5 to P8 and P10.
 - **6:** When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 11 Examples of handling unused pins in memory expansion mode (External bus mode B)

4. In microprocessor mode (External bus mode A)

Table 4 Examples of handling unused pins in microprocessor mode (External bus mode A)

Pins	Handling example
P43-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these
	pins are set to the input mode, or leave these pins after they are
	set to the output mode (Notes 1 and 2).
P9	Leave these pins open after writing data to the port P9 register (Note 7).
BHE (Note 3), ALE (Note 4), $\overline{\text{HLDA}}$, ϕ_1	Leave these pins open. (Note 3)
XOUT (Note 6)	Leave this pin open.
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are
	set to the input mode. (These pins are pulled high.) (Note 2)
AVCC	Connect this pin to pin Vcc.
AVSS, VREF	Connect these pins to pin Vss.
EVL0, EVL1	Leave these pins open.

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - 3: This is applied when "H" level is input to pin BYTE.
 - 4: This is applied when "H" level is input to pin BYTE and the accessible area has a capacity of 64 Kbytes.
 - 5: When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 6: This is applied when an external clock is input to pin XIN.
 - 7: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.




Fig. 12 Examples of handling unused pins in microprocessor mode (External bus mode A)

APPENDIX

Appendix 7. Examples of handling unused pins

5. In microprocessor mode (External bus mode B)

Table 5 Examples of handling unused pins in microprocessor mode (External bus mode B)

Pins	Processing example			
P43-P47, P5-P8, P10	Connect these pins to pin Vcc or Vss via resistors after these			
	pins are set to the input mode, or leave these pins after they are			
	set to the output mode (Notes 1 and 2).			
P9	Leave these pins open after writing data to the port P9 register (Note 5).			
WHE, WHL, RDE,	Leave these pins open. (Note 3)			
$\overline{HLDA},\ \phi_1,\ CSo-CS4,\ \overline{RSMP}$				
XOUT (Note 4)	Leave this pin open.			
HOLD, RDY	Connect these pins to pin Vcc via resistors after these pins are			
	set to the input mode. (These pins are pulled high.) (Note 2)			
AVCC	Connect this pin to pin Vcc.			
AVSS, VREF	Connect these pins to pin Vss.			
EVL0, EVL1	Leave these pins open.			

- **Notes 1:** When leaving these pins open after they are set to the output mode, note the following: these pins function as input ports from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - Software reliability can be enhanced when the contents of the above ports' direction registers are set periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
 - 2: For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
 - **3:** When Vss level is applied to pin CNVss, note the following: these pins function as input ports from reset until the processor mode is switched to the microprocessor mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these pins function as input ports.
 - 4: This is applied when an external clock is input to pin XIN.
 - 5: When leaving port P9 pins open after writing data to the port P9 register, note the following: these pins are in a floating state from reset until the data is written to the port P9 register by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while they are in a floating state.





Fig. 13 Examples of handling unused pins in microprocessor mode (External bus mode B)





Term		Meaning	Relevant term
Access	verb	Means one of the following: reading out, writing to,	
	noun	and both of them.	
Accessible area	noun	An accessible memory area. Its capacity is one of the	Access
		following; a maximum of 16 Mbytes (for the 7733 Group	
		or external bus mode A of the 7736 Group) and a	
		maximum of 1 Mbytes (for the 7735 Group or external	
		bus mode B of the 7736 Group).	
Access characteristics	noun	Indicates whether accessible or not.	Access
Branch	verb	Means moving the program's execution point (in other	
		words, address) to another location regardless of con-	
		ditions.	
Bus control signal	noun	A generic name for ALE, E, RDE, WEL, WEH, RDY,	
2 4 6 5 5 1 1 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1		HOLD, HLDA, BYTE, and RSMP signals	
Count down	verb/	Means decrementing by 1 and counting.	Count up/Countup
/Countdown	noun	wearis decrementing by I and counting.	Count ap/Countap
Count source	noun	A signal which is counted by timers A, B, BRG, and	
Oddin Source	moun	the watchdog timer. It is f2, f16, f64, or f512, which is	
		selected by the count source selection bits, etc.	
Count un/Countur	\arb/		0
Count up/Countup	verb/	Means incrementing by 1 and counting.	Count down
Countan	noun	A value which can be read out when the times Ai (Di)	/Countdown
Counter	noun		
contents(value)		register is read out. Note that, at the reload timing, it	
		is the reloaded value ("n"), and not "FFFF16" or "000016."	
CS	noun	Chip select signal (for the 7735 Group or external bus	
		mode B of the 7736 Group)	
Event counter	noun	Timer which correctly counts the number of external	Internal area
		pulses without using a divider	
External area	noun	An accessible area for external devices.	
		It has a capacity of 1 Mbytes.	
External bus	noun	A generic name for the external address bus and the	
		external data bus	
External device	noun		
		A generic name for a memory, an I/O, and a periph-	
		eral IC.	
Fetch	verb	Means taking an op-code and operand from an	Prefetch
		instruction queue buffer into the CPU.	
Gate function	noun	A function which allows the user to control the count	External area
(of timer)		source input of a timer	
Internal area	noun	An accessible internal area.	
		A generic name for areas of the internal RAM, inter-	
		nal ROM, and SFR.	
Interrupt routine	noun	A routine which is automatically executed when an	
		interrupt request is accepted. Set the start address	
		of this routine into the interrupt vector table.	
Key input interrupt	noun	An interrupt which is generated by a key input	
Key matrix	noun	Switches which are arranged in lattice-like form	Scan output
Key-on wakeup	noun	•	Stop mode
-, 		mode by using the key input	/Wait mode
LSB first	noun	A kind of data transfer format of serial I/O. It means	MSB first
		transferring LSB (in other words, the least significant	IMOD III St
		bit) first.	
Main clock	noun	A clock which is input from pin XIN	
MSB first	noun		L CD first
INIOD IIIOL	noun		LSB first
		transferring MSB (in other words, the most significant	
		bit) first.	

Term		Meaning	Relevant term
Overflow	noun	A state where the result obtained by the countup is	Underflow
		greater than the counter resolution	Countup/Count up
Power saving	noun	Means saving the power consumption by using the	Stop mode
		stop or wait mode, etc.	Wait mode
Prefetch	fetch verb Means taking an op-code and operand from a memory		
		into an instruction queue buffer.	
Pull-down	noun	Means connecting with Vss line for stabilizing its I/O	Pull-up
		level.	
Pull-up	noun	Means connecting with Vcc line for stabilizing its I/O	Pull-down
		level.	
Read-modify-write	noun	An instruction which reads the contents of SFR and	
instruction		RAM, modifies them, and writes them back to the same	
		addresses.	
		They are the ASL, CLB, DEC, INC, LSR, ROL, ROR,	
		and SEB instructions	
Return input	noun	Input signal from the key matrix to the microcomputer.	Scan output
•		It is used to detect a key input	
Scan output	noun	Output signal from the microcomputer to the key	Return input
·		matrix. It is used to detect a key input.	Key matrix
Signal required for	noun	A generic name for a bus control signal, an address	Bus control signal
accessing external		bus signal, a data bus signal, and a chip select	
device		signal. (Note that the chip select signal is only for the	
		7735 Group or external bus mode B of the 7736 Group.)	
Stop mode	noun	A state where all of the oscillation circuits stop oper-	Wait mode
·			
		ecuting the STP instruction, the microcomputer enters the stop mode.	
Sub clock	noun	A clock which is input from pin XCIN	Main clock
Synchronizing clock		A transfer clock for the clock synchronous serial I/O	
System clock	noun	One of the following: the main clock, which is input	Internal clock ϕ
		from pin XIN or the sub clock, which is input from pin	·
		XCIN	
		Note: In the microcomputers other than the 7733/7735/	
		7736 Group, definition of "system clock" may	
		be different.	
UART	noun	Clock asynchronous serial I/O.	Clock synchronous
		When it is used as the name of a functional block, this	serial I/O
		term also means the serial I/O which can be switched	
		to the clock synchronous serial I/O.	
Underflow	noun	A state where the result obtained by the countdown is	Overflow
		greater than the counter resolution	Count down/Countdown
Wait mode	noun	A state where one or more oscillation circuits are op-	Stop mode
		erating (in other words, they are oscillating), however,	<u>'</u>
		the program execution is stopped. By executing the WIT instruction, the microcomputer enters the wait mode.	l

REVISION DESCRIPTION LIST

Rev. No.	Revision Description								
1.00	First Edition	on							
2.00	The following	ng are revised.							
	Page	Previous Version	Revised Version						
	PART 1 P2-8 (2) Bit 1: Zero flag (Z)	This flag is ignored for an addition instruction in the decimal mode (the ADC instruction).	This flag is ignored for <u>an addition and subtraction instructions</u> (the ADC and the SBC instructions) in the decimal mode.						
	PART 1 P2-19 Fig. 2.4.1 PART 1 P21-30	Functions b2 b1 b0 ROM size (addresses) 0 0 0 : 124 K (00100016 '01FFF16) 0 0 1 : 120 K (00200016 '01FFF16) 0 1 0 : Do not select. 0 1 1 : Do not select. 1 0 0 : Do not select. 1 0 1 : Do not select. 1 1 1 : Do not select. 1 1 1 : 32 K (00800016 '01FFF16) 1 1 1 : 32 K (00800016 '00FFFF16)	Functions b2 b1 b0 ROM size RAM size 0 0 0 0 : 124 Kbytes, 3968 bytes 0 0 1 : 120 Kbytes, 3968 bytes 0 1 0 : 60 Kbytes, 2048 bytes 0 1 1 : Do not select. 1 0 0 : 32 Kbytes, 2048 bytes 1 0 1 : 16 Kbytes, 2048 bytes 1 0 0 : 96 Kbytes, 3968 bytes 1 1 0 : 96 Kbytes, 3968 bytes 1 1 1 : Do not select.						
		Notes 1: ••••• 2: When changing these bits, this change must be performed in an area which is internal ROM area before and after this change, for example addresses 00800016 to 00FFF16. Also, when changing these bits, be sure to follow the procedure listed below. 3: In the M37733S4BFP, M37733S4LHP, M37735S4BFP, or M37735S4LHP, writing to address 6316 is disabled.	2: When changing these bits, this change must be performed in an area which is internal ROM area before and after this change, for example addresses 00C00016 to 00FFF16. Also, when changing these bits, be sure to follow the procedure listed below. 3: This figure is applied only to the H37733MHBXXXFP. For the other microcomputers, please refer to the latest datasheets on the English document CD-ROM or our Web site.						
	PART 1 P2-21 Fig. 2.4.3 PART 1 P21-3 Fig. 2 PART 2 P21-4 Fig. 2 PART 3 P20-4 Fig. 2 PART 1 P6-47 Line 23	Omitted. 2: When the counter operates as an 8-bit pulse width modulator, pin TAiOUT outputs "L" level of which width is the same as the PWM pulse's "H" level width which was set. And	2: When the counter operates as an 8-bit pulse width modulator, after a trigger occurs, pin TAiOUT outputs "L" level of which width is the same as the PWM pulse's "H" level width	n 3					
		then, pin TAiOUT starts the PWM pulse output.	which was set. And then, pin TAiOUT starts the PWM pulse output.						





REVISION DESCRIPTION LIST

Rev. No.		Revision Description						
2.00	Page							
	P7-31 Line 7	The timer Bi overflow flag is cleared to "0" when a value is written to the timer Bi mode register with the count start flag = "1."	The timer Bi overflow flag is cleared to "0" at the next count timing of the count source when a value is written to the timer Bi mode register with the count start flag = "1."					
	PART 1 P8-40 Fig.8.3.13	CLK CLK	CLK CLK					
	PART 1 P8-46 Table 8.4.4	14400 f ₂ 52(<u>3F</u> ₁₆) 14490.57 53(<u>40</u> ₁₆) 14467.59 14400 f ₂ 52(<u>34</u> ₁₆) 14490.57 53(<u>35</u> ₁₆) 14467.59						
	PART 1 P8-59 Line 2	And then, reception is started when ST is detected.	And then, the transfer clock is generated when ST is detected, and reception is started.					
	PART 1 P8-59 Fig.8.4.11	CTS RTSi RTSi						
	PART 1 P8-60 Fig. 8.4.12	Transfer clock Reception is started at the falling edge of start bit.	Transfer clock The transfer clock is generated at the falling edge of start bit, and reception is started.					
	PART 1 P8-62 Line 20	© For the slave microcomputer whose address matches bits 6 to 0 in the receive data, <u>clear</u> the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)	(5) For the slave microcomputer whose address matches bits 6 to 0 in the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)					
	PART 1 P11-17 Table 11.4.3	Interrupt Conditions for each function which generates interrupt request when clocks f2 and f512 are not stopped A-D conversion interrupt Conditions for each function which generates interrupt request when clocks f2 and f512 are not stopped A-D conversion interrupt Disabled Enabled	Interrupt Conditions for each function which generates interrupt request when clocks f ₂ and f ₅₁₂ are when clocks f ₂ and f ₅₁₂ are not stopped A-D conversion Disabled Enabled in one-shot mode and					

REVISION DESCRIPTION LIST

Rev. No.	Revision Description							Rev. date		
2.00	Page		Previous Version				Revised Version			
2.00	PART 1 P19-4 Table 19.1.3 PART 1 P21-80	b2 0 0 1 1 1 2 When write Write data Write data Write data Write data	data "80 _{16."} data "80 _{16."} Clock presca Then writing a "01010101 a "00000XXX Bits 0 to 2 ing data to ti a "01010101 a "01010101	bo 0 1 0 1 1 1 1 1 1 1 1 1 1	Programmable area 0100016–1FFF16 0200016–1FFF16 0800016–0FFF16 0800016–0FFF16 on circuit control register 1 rescaler ction) t. 0 2 struction) Next instruction allocation control register struction) Next instruction	b2 0 0 0 1 1 1 1 2 When write Write data Write data Write data Write data Write data Write data	data "8016." clock presc then writing a "0101010 case of the ing data to the a "0101010 a "000000XX	b0 0 1 0 0 1 0 0 1 0 the oscillation the clock poscillation the cloc	Programmable area 0100016–1FFF16 0200016–0FFF16 0800016–0FFF16 0800016–0FFF16 0800016–1FFF16 on circuit control register 1 prescaler action) Next instruction on write data "00000XXX2." allocation control register Next instruction	980731
	PART 1 P21-82 Line 18	••••• addr	••••• addresses $00\underline{8}000_{16}$ to $00FFFF_{16}$.			••••• addre	esses 00 <u>9</u>	<u>C</u> 000 ₁₆ to	00FFFF16.	



MITSUBISHI SEMICONDUCTORS USER'S MANUAL 7733 Group/7735 Group/7736 Group

Mar. First Edition 1997

Editioned by

Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by

Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©1997 MITSUBISHI ELECTRIC CORPORATION

User's Manual 7733 Group 7735 Group 7735 Group



Renesas Technology Corp. Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan